Complete DDR, DDRII and DDRIII Memory Solution Synchronous Buck PWM Controller, 3A LDO, Buffered Reference CXSD62361/A The PWM controller uses constant on-time control scheme to handle wide input/outp

   产品概述 返回TOPosr嘉泰姆

The CXSD62361/A is intended for DDR/SSTL-2, DDRII/SSTL-18 and DDRIII memory systems. It integrates a synchronous buck PWM controller with a 3-A sink-source linear regulator and buffered reference. The PWM controller uses constant on-time control scheme to handle wide input/output voltage ratios with ease and provides 100ns “instant-on” response to load transients while maintaining a relatively constant switching frequency. The CXSD62361/A achieves high efficiency at a reduced cost by eliminating the current-sense resistor found in traditional current-mode PWMs. Efficiency is further enhanced by an ability to drive very large synchronous rectifier MOSFETs. Single-stage buck conversion allows these devices to directly step down high-voltage batteries for the highest possible efficiency. The 3A sink/source tracking termination regulator is specifically designed for low-cost/ low-external component count systems. The regulator contains a high speed operational amplifier that provides fast load transient response with only 20μF (2x10μF) of ceramic output capacitance. The CXSD62361/A supports remote sensing functions and all features required to power the DDR /DDRII /DDRIII VTT bus termination according to the JEDEC specification. In addition, the CXSD62361/A includes integrated sleep-state controls placing VTT in High-Z in S3 (suspend to RAM) and soft-off for VTT and VTTREF in S5 (Shutdown). The CXSD62361/A provides OVP, UVP, over current and thermal shutdown protection functions and is available in a 20-pin 3X3 TQFN package and 24-pin 4X4 TQFN includes over voltage protection.

   产品特点 返回TOPosr嘉泰姆

•Synchronous Buck Controller (VDDQ) osr嘉泰姆

„ Ultra-High Efficiency osr嘉泰姆

„ No Current-Sense Resistor (Lossless ILIMIT) osr嘉泰姆

„ Quasi-PWM with 100ns Load-Step Response osr嘉泰姆

„ 1.8V(DDRII) /1.5V(DDRIII) Fixed or Adjustable to 2.5V(DDR) or 0.75V to 3.6V Adjustable Output Range osr嘉泰姆

„ 2V to 24V Battery Input Range osr嘉泰姆

„ 400kHz Switching Frequency osr嘉泰姆

„ OVP & UVP of VDDQ Output osr嘉泰姆

„ Drives Large Synchronous-Rectifier FETs osr嘉泰姆

„ Power-Good Indicator osr嘉泰姆

•3-A LDO (VTT), Buffered Reference (VTTREF) osr嘉泰姆

„ Support DDR (1.25 VTT) , DDR II (0.9 VTT) and DDRIII(0.75 VTT) Requirements osr嘉泰姆

„ VLDOIN Voltage Range: 1.2V to 3.6V osr嘉泰姆

„ Requires Only 20μF Ceramic VTT Output Capacitance osr嘉泰姆

„ Supports High-Z in S3 and Soft-Off in S5 osr嘉泰姆

„ Integrated Divider Tracks 1/2 VDDQSNS for Both VTT and VTTREF „ Remote Sensing (VTTSNS) osr嘉泰姆

„ ±20mV Accuracy for VTT and VTTREF osr嘉泰姆

„ 10mA Buffered Reference (VTTREF) osr嘉泰姆

„ Built-In Soft-Start to Reduce the VLDOIN Surging Current osr嘉泰姆

„ Over Current Protection of VTT Output osr嘉泰姆

„ Thermal Shutdown Protectionosr嘉泰姆

   应用范围 返回TOPosr嘉泰姆

„ Notebook Computers osr嘉泰姆

„ CPU Core Supply osr嘉泰姆

„ Chipset/RAM Supply as Low as 0.75V osr嘉泰姆

„ 1.8V and 2.5V I/O Supplyosr嘉泰姆

   技术规格书（产品PDF) 返回TOP osr嘉泰姆

     需要详细的PDF规格书请扫一扫微信联系我们，还可以获得免费样品以及技术支持</span>！</span>
osr嘉泰姆