
Dual-Input, USB/AC Adapter, 1-Cell Li+ Charger with OVP and Thermal Regulation

### Features

- Charge from USB or AC Adapter
- Accurate BATT Regulation Voltage
- Programmable DC Charging Current
- Selectable USB Charging Current (Either 100mA or 500mA)
- Thermal Regulation for Simplified Board Design
- Input Protection Up to 18V
- Soft-Start
- External Thermistor Monitoring
- Charge Shutdown Control
- Charge Status Outputs
- DC and USB Power-OK Indicators
- Small, High Power QFN5x5-16 and TQFN4x4-16 Packages
- Lead Free and Green Devices Available
  (RoHS Compliant)

### **Pin Configuration**



### **General Description**

The JTMA3200 charges a single-cell Li+ battery from both USB and AC adapter sources. It also includes batteryto-input power switchover, therefore, the system can be powered directly from the power source rather than from the battery.

In its simplest application, the JTMA3200 doesn't need external MOSFET or diodes and accepts input voltages up to 6.5V; however, DC input over-voltage protection up to 18V can be added with a single SOT PFET. On-chip thermal limiting simplifies PC board layout and allows optimum charging rate without the thermal limits imposed by worst-case battery and input voltage. When the JTMA3200 thermal limit is reached, the charger does not shut down but simply reduces charging current. Ambient or battery temperature can be monitored with an external thermistor. When the temperature is out of


range, charging pauses. Other features include STAT 1 and STAT 2 outputs indicating various charge status. DC power-OK (DCOK), USB power-OK (UOK), and poweron (PON) outputs indicate when valid power is present. These outputs drive logic or power-selection MOSFETs to disconnect the charging sources from the load and to protect the JTMA3200 from overvoltage. The JTMA3200 doesn't contain logic for communication with the USB host. It must receive instructions from a local microcontroller. The JTMA3200 is available in 16-pin 5mmx5mm QFN and 4mmx4mm TQFN packages and operates over the -40°C to +85°C temperature range.

## Applications

- Smart Phones and PDAs
- Wireless Appliances
- Digital Still Camera
- Internet Appliances

JIATAIMU reserves the right to make changes to improve reliability or manufacturability without notice, and advise customers to obtain the latest version of relevant information to verify before placing orders.

## **Ordering and Marking Information**



Note: JIATAIMU lead-free products contain molding compounds/die attach materials and 100% matte tin plate termination finish; which are fully compliant with RoHS. JIATAIMU lead-free products meet or exceed the lead-free requirements of IPC/JEDEC J-STD-020C for MSL classification at lead-free peak reflow temperature. JIATAIMU defines "Green" to mean lead-free (RoHS compliant) and halogen free (Br or Cl does not exceed 900ppm by weight in homogeneous material and total of Br and Cl does not exceed 1500ppm by weight).

### Absolute Maximum Ratings (Note 1)

Symbol	Parameter	Rating	Unit
	DC, DCOK to GND	-0.3 ~ 20	V
	DCLV, USB, BATT, UOK, PON, STAT1, STAT2, EN, USEL to GND	-0.3 ~ 7	V
VBYP	BYP to GND	-0.3 ~ 7	V
	DCI, THRM, REF to GND	-0.3 ~ Vbyp+0.3V	V
	Continuous DCLV Input Current	1.6	А
	Continuous USB Input Current	0.6	А
	Maximum Junction Temperature	150	۵°
Тѕтс	Storage Temperature	-65 ~ 150	٥°
TSDR	Maximum Lead Soldering Temperature, 10 Seconds	260	°C

Note 1: Absolute Maximum Ratings are those values beyond which the life of a device may be impaired. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## **Thermal Characteristics**

Symbol	Parameter	Typical Value	Unit
	Junction-to-Ambient Resistance (Note 2)		
AL	QFN5x5-16	40	°C/W
	TQFN4x4-16		

Note 2 : LuA is measured with the component mounted on a high effective thermal conductivity test board in free air. The exposed pad of QFN-16 is soldered directly on the PCB.

## **Recommended Operating Conditions**

Symbol	Parameter	Range	Unit
VDC	DC Input Voltage (with OVP Protection)	4.35 ~ 18	V
VDC, VDCLV	DCLV Input Voltage (without OVP Protection)	4.35 ~ 6.0	V
Vusb	USB Input Voltage	4.35 ~ 6.5	V

# **Recommended Operating Conditions (Cont.)**

Symbol	Parameter	Range	Unit
	DCLV Input Current	~1	А
	USB Input Current	~ 0.5	А
TA	Ambient Temperature	-40 ~ 85	°C
TJ	Junction Temperature	-40 ~ 125	°C

### **Electrical Characteristics**

Refer to the typical application circuit. These specifications apply over  $V_{USB}=V_{DC}=V_{DCLV}=V_{EN}=V_{USEL}=5V$ ,  $V_{BATT}=4.2V$  and  $T_{A}=-40\sim85^{\circ}C$  ( $T_{J}=-40\sim125^{\circ}C$ ), unless otherwise specified. Typical values are at  $T_{A}=25^{\circ}C$ .

Symbol	Parameter	Test Conditions		JTMA320	0	Unit
Symbol	Falameter					Onit
SUPPLY C	URRENT					
DC	DC Supply Current	$V_{EN} = 0V$	-	1	2	mA
ibe		Ven = 5V, Ichg_dc=0A		1	2	mA
DCLV	DCLV Supply Current	$V_{\text{EN}} = 0V, V_{\text{DCLV}} = 5V, V_{\text{USB}} = 0V$	-	300	500	αæ
IDCLV		$V_{\text{EN}} = 5V$ , $V_{\text{DCLV}} = 5V$ , $V_{\text{USB}} = 0V$	-	2	3	mA
		$V_{\text{EN}} = 0V$ , $V_{\text{USB}} = 5V$ , $V_{\text{DCLV}} = 0V$	-	300	500	∞A
Iusb	USB Supply Current	$V_{EN} = 5V$ , $V_{USB} = 5V$ , $V_{DCLV} = 0V$ ICHG_USB=0A	-	2	3	mA
		VUSB <vdclv< td=""><td>-</td><td>80</td><td>160</td><td>∞A</td></vdclv<>	-	80	160	∞A
	R-OK VOLTAGE THRESHOLD AND TIM	ING				
	Rising DC Power-OK Threshold		3.45	3.65	3.85	V
	DC Power-OK Hysteresis		0.1	0.15	0.2	V
	DC Rising to DCOK Falling and PON Rising (90%)	VDC rising to 5V, VUSB=open	-	20	-	ms
	DC Rising to UOK and PON Going to Open-Drain	VDC step to 5V, VUSB= 5V	-	10	-	ms
	DC Falling to DCOK and PON Going to Open-Drain Propagation Delay	V <sub>USB</sub> =0V or 5V	-	1	-	∝s
USB POWE	ER-OK VOLTAGE THRESHOLD AND TI	MING				
	Rising USB Power-OK Threshold		3.45	3.65	3.85	V
	USB Power-OK Hysteresis		0.1	0.15	0.2	V
	USB Rising to UOK Falling and PON Rising	VDC=0V, VUSB step to 5V	-	20	-	ms
	USB Falling to UOK and PON Going to Floating Propagation Delay	V <sub>DC</sub> =0V	-	1	-	∞s
CHARGING	POWER-OK VOLTAGE THRESHOLDS	3				
	Rising DCLV Charging Power-OK Threshold		3.90	4.05	4.2	V
	DCLV Charging Power-OK Hysteresis		0.15	0.25	0.35	V
	Rising USB Charging Power-OK Threshold		3.90	4.05	4.2	V
	USB Charging Power-OK Hysteretic		0.15	0.25	0.35	V

3

## **Electrical Characteristics (Cont.)**

Refer to the typical application circuit. These specifications apply over  $V_{USB}=V_{DC}=V_{DCLV}=V_{EN}=V_{USEL}=5V$ ,  $V_{BATT}=4.2V$  and  $T_A=-40\sim85^{\circ}C$  ( $T_J=-40\sim125^{\circ}C$ ), unless otherwise specified. Typical values are at  $T_A=25^{\circ}C$ .

Symbol	Parameter	Test Conditions		JTMA320	0	Unit
Cymbol	i uluitotoi		Min.	Тур.	Max.	onic
BATTERY	VOLTAGE AND REFERENCE VOLTA	GE				
	BATT Regulation Voltage		-	4.20	-	V
	BATT Regulation Voltage Accuracy	T <sub>A</sub> =25 <sup>°</sup> C, V <sub>BYP</sub> =4.0~6.5V	-0.5	-	0.5	%
	DATT Regulation voltage Accuracy	T <sub>A</sub> =-40~85 <sup>°</sup> C (T <sub>J</sub> =-40 <sup>°</sup> ~125 C)	-1	-	1	%
	BATT Pre-qual Voltage Threshold	, , , , , , , , , , , , , , , , , , ,	2.8	3	3.2	V
	Pre-qual Threshold Hysteresis		-	70	-	mV
	REF Regulation Voltage		-	3	-	V
	REF Voltage Accuracy	IREF=0~500∝A,TJ=-40~125 °C, VBYP=4.0V~6.5V	-2	-	2	%
	REF Maximum Output	REF=GND	-	1.5	-	mA
BATTERY	CHARGING AND PRECHARGING CU	RRENT		1		
Існд_рс	DC Charging Current Range	ICHG_DC=KSET X VSET / RSET, Without thermal regulation	100	-	1500	mA
VSET	DCI Regulation Voltage	Without thermal regulation	-	1	-	V
	DCI Regulation Voltage Accuracy	TJ=-40~125 <sup>°</sup> C, VBYP=4.0~6.5V	-1	-	1	%
	Maximum DCI Output Current	DCI=GND	-	1.8	-	mA
KSET	Charging Current Set Factor	100mΑδΙcнg_dcδ1Α	940	1000	1060	-
1	USB Charging Current	VUSEL=0V	70	82	95	mA
CHG_USB	G_USB USB Charging Current	VUSEL=5V	400	450	495	mA
	Pre-qual charging Current	VBATT= 0 ~ 3V	35	55	70	mA
		DC Input, falling charging current (% of charger current set at DCI)	8	12.5	19	%
	Charge Dana	Hysteresis	-	12.5	-	%
	Charge-Done Current Threshold	USB Input, VuseL=5V, Falling charging current (% of USB charger current)	20	25	30	%
		Hysteresis	-	25	-	%
		USB Input, VUSEL=0V	In	Voltage Mo	ode	-
DROPOUT	VOLTAGES					
	DCLV to BATT Dropout Voltage	ICHG_DC=1A, VDCLV=5V	-	250	450	mV
	USB to BATT Dropout Voltage	Iснg_usb=450mA, Vusb=5V	-	140	250	mV
	DCLV to BYP Dropout Voltage	IDCLV-to-BYP=5mA, VDCLV=5V	-	300	-	mV
	USB to BYP Dropout Voltage	IUSB-to-BYP=5mA, VUSB=5V,VDCLV=0V	-	300	-	mV
THERMIST	OR MONITOR AND DIE TEMPERATU	IRE REGULATION				
	THRM Cold Trip Level	VTHRM rising	0.79	0.81	0.82	Vref
	THRM Cold Trip Level Hysteresis		-	0.03	-	Vref
	THRM Hot Trip Level	VTHRM falling	0.28	0.29	0.30	Vref
	THRM Hot Trip Level Hysteresis		-	0.03	-	Vref
	Die Thermal Regulation Limit		-	120	-	°C
	THRM Disable Voltage Threshold		50	100	150	mV


# **Electrical Characteristics (Cont.)**

Refer to the typical application circuit. These specifications apply over  $V_{USB}=V_{DC}=V_{DCLV}=V_{EN}=V_{USEL}=5V$ ,  $V_{BATT}=4.2V$  and  $T_{A}=-40\sim85^{\circ}C$  ( $T_{J}=-40\sim125^{\circ}C$ ), unless otherwise specified. Typical values are at  $T_{A}=25^{\circ}C$ .

Symbol	Parameter	Test Conditions		JTMA320	0	Unit
Cymbol	i alameter			Тур.	Max.	onit
SOFT-STA	RT, DC OVER-VOLTAGE VOLTAGE T	HRESHOLD, AND REVERSE CUR	RENT	•		
Tss	Soft-Start Interval	ICHG=0A to fast-charging current	4	7	12	ms
	Rising DC Over-Voltage Threshold		6.2	6.4	6.6	V
	BATT Input Current	Vdclv=Vusb=0V, Vbatt=4.2V	-	-	8	∞A
	BATT Shutdown Input Current	VEN=0V, VDCLV and/or VUSB=5V, VBATT=4.2V	-	-	4	∞A
LOGIC INP	UT/OUTPUTS AND GATE DRIVERS					
	PON Pull-High Resistance	PON pulled up to BYP	-	10	-	&
	PON Pull-low Resistance	PON pulled to GND, V <sub>DCLV</sub> =V <sub>USB</sub> =0V	-	140	-	k&
	DCOK, UOK, STAT1, STAT2 Pull-low Resistance	All pins pulled to GND	-	10	-	&
	DCOK Off-Leakage Current	VDCOK=12V, VDC=0V	-	-	1	∞A
	UOK Off-Leakage Current	Vuok=5V, VDC=5V	-	-	1	∞A
	STAT1, STAT2 Off-Leakage Current	VSTAT1,2=5V, VDC=VUSB=0V	-	-	1	∞A
	EN, USEL Logic-Input High Level	T」=-40~125 <sup>°</sup> C, rising	1.6	-	-	V
	EN, USEL Logic-Input Low Level		-	-	0.4	V
	EN, USEL Input Bias Current		-	-	1	∞A

## **Typical Operating Characteristics**

(Vuse=Vdc=VdcLv=Ven=5V, Vbatt=4.2V, VtHrm=Vref2, VuseL=5V, Typical Application Circuit 3, Ta=25°C, unless otherwise noted)









### Typical Operating Characteristics (Cont.)

(Vusb=Vbc=VbcLV=VeN=5V, Vbatt=4.2V, VtHrm=Vref/2, VuseL=5V, Typical Application Circuit 3, Ta=25°C, unless otherwise noted)



Copyright • JIATAIMU Electronics Corp. Rev. A.5 - Apr., 2009

### **Operating Waveforms**




#### **Response to Overvoltage Input**

VUSB=0V CH1: VDC (20V/div) CH2: VDCLV (5V/div) CH3: VPON (5V/div) CH4: VDDCK (20V/div) Time: 50ms/div


#### **DC Connect Waveforms**

BLTOY										
		1111	1235						: 22:	1
				+	1111					2
			ſ				Γ			3
in c	3573		·····			-	•••••	373) 	333	

#### **DC Connect Waveforms**



#### **USB Connect Waveforms**



V<sub>DC</sub> =0V, V<sub>BATT</sub>=3.9V CH1: V<sub>USB</sub> (5V/div) CH2: V<sub>PON</sub> (5V/div) CH3: V<sub>UOK</sub> (5V/div) CH4: I<sub>CHG\_USB</sub> (0.5A/div) Time: 20ms/div


## **Operating Waveforms (Cont.)**

#### **Enable in Fast Charge**

ecroy									]
1112					1111	air.	11.11	0.222	 1
				1000					
					-				 2
	1	0.00439	2000			10-03			3
(49) (49)	-		44444	(11)		ani	++++++		
		1							

VBATT =3.9V, VDC=5V CH1: VEN (5V/div) CH2: VSTATE1 (5V/div) CH3: VSTATE2 (5V/div) CH4: ICHG\_DC (1A/div) Time: 20ms/div

#### **Enable in Precharge**



VBATT =2.7V, VDC=5V CH1: VEN (5V/div) CH2: VSTATE1 (5V/div) CH3: VSTATE2 (5V/div) CH4: ICHG\_DC (50MA/div) Time: 20ms/div

#### Enable in Charge Done


letroy			ŧ					1
89998 -	14978) *	 2010	 -	·	1999	1999	1998	1
		 	  					2
	4 - 1 - 4	 	 					3
	24220	 	 ŧ					4

VBATT =4.2V, VDC=5V CH1: VEN (5V/div) CH2: VSTATE1 (5V/div) CH3: VSTATE2 (5V/div) CH4: ICHG\_DC (50MA/div) Time: 20ms/div

# **Pin Description**


	PIN	FUNCTION
NO.	NAME	FUNCTION
1	DCLV	DC charger power input from an AC adapter. DCLV charges BATT through an internal MOSFET.Maximum operating voltage at this pin is 6.0V. When an over-voltage protection MOSFET is connected,connected,DCLVis connectedto DC when the input voltage is suitable for
2	DC	Voltage-Sense Pin for DC Input from AC Adapter. Maximum operating voltage at this pin is 18V. This voltage-sense function provides status of DC voltage from AC adapter for over-voltage protection.
3	STAT1	Charge status output pin 1. This pin is an active-high, open-drain output pin.
4	USEL	USB charging current selection input. USEL is a logic input that sets USB source charging current to
5	EN	Charging enable/disable control pin. Drive EN high to enable the device. When EN is low, the charger stops charging and DCOK, UOK, and PON remain active.
6	GND	Signal and power ground.
7	DCI	DC charging current setting pin. Connecting a resistor to the GND sets the fast-charge current when
8	THRM	External thermistor connection pin. THRM pauses charging when an externally connected the thermistor (10k& at +25 $\degree$ ) is at less than 0 C or greater than +50 C. Connecting this pin to the GND disables this function.
9	REF	$3V$ Reference voltage output pin. Sources up to 1.5mA to bias the external thermistor. Bypass with $0.1 \propto F$ to the GND. REF loading does not affect BATT regulation accuracy.
10	STAT2	Charge status output pin 2. This pin is an active-high, open-drain output pin.
11	BYP	Bias supply pin for internal circuitry. This pin switches to the pin (either DCLV or USB) with higher supply than the other. Bypass with a 2.2∞F capacitor to the GND.
12	USB	USB charger power input. Charge BATT through an internal MOSFET.
13	UOK	USB power-ok output pin. UOK is an active-low, open-drain output that goes low when USB is the valid charging source ( $V_{USB}$ >3.65V and $V_{DC}$ <3.65V).
14	PON	Gate driver output pin for the P-channel MOSFET disconnecting battery from system load when power is applied. PON is an active-high, open-drain output with an internal 140k& resistor to the ground that goes high when $V_{DC}$ or $V_{USB}$ is ready.
15	BATT	Charger output pin. Connect this pin to the positive terminal of a Li+ battery.
16	DCOK	DC power-ok output pin. DCOK is an active-low, open-drain output that goes low when $3.65V < V_{DC} < 6.4V$ .
Pad	EP	Exposed metal pad. This pad is connected to the ground. Note this internal connection is a soft-connect, meaning there is no internal metal or bond wire physically connecting the exposed pad to the GND pin. The connection is through the silicon substrate of the die and then through a conductive epoxy. Connecting the exposed pad to the ground does not remove the requirement for

### **Block Diagram**




## **Typical Application Circuits**

1. A Minimal Circuit that Assumes System Load Is Only Connected to the Battery. The circuit has a 6.0V maximum input and disables charging for inputs over 6.4V.




2. A circuit with overvoltage protection MOSFET (Q1) on DC input withstands up to 18V from the AC adapter and disables charging at inputs over 6.4V.




### **Typical Application Circuits (Cont.)**

3. Full-Featured Circuit. Overvoltage protection MOSFET (Q2) on DC withstands up to 18V from the AC adapter, but disables charging at inputs over 6.4V. Output switch-over MOSFET (Q1) disconnects the battery from the system load when input power is applied. The input can power the system through D1, D2, Q2, and Q3 when either USB or AC power is present.



4. Partial-Battery Load Switching. AC adapter power is routed directly to system load, but USB power is not. When USB power is connected, total USB current is limited to that set by USEL and system power is drawn from the battery through D2.



Copyright ♥ JIATAIMU Electronics Corp. Rev. A.5 - Apr., 2009 www.jtmic.com

### **Function Description**

#### **Autonomous Power Source Selection**

The JTMA3200 charges a single-cell Li+ battery from either USB power sources or AC adapter sources. The JTMA3200 includes voltage sensing, monitoring the voltage on the DC pin, and switchover circuitry that selects the active input source to supply charging current. When both inputs are active, priority is given to the AC adapter. Table 1 describes the switchover between AC adaptor and USB power sources.

Table 1 USB and DC Input Selection

DC	USB	Description
VDC>18V	VUSB<6.5V	Exceeds operating input
VDC<18V	Vusв>6.5V	range. Not allowed.
4V <vpc<6.4v< td=""><td>Vuse&lt;6.5V</td><td>DCLV supplies charging</td></vpc<6.4v<>	Vuse<6.5V	DCLV supplies charging
40<0000.40	V USB<0.5V	current.
V <sub>DC</sub> <4V or	Vuse>4V	USB supplies charging
VDC >6.4V	V 05B/4V	current.
V <sub>DC</sub> <4V or	Vuse<4V	No charging.
VDC >6.4V	V USB \ + V	

When power is connected to DC, the JTMA3200 requires 20ms to validate the input. Consequently, charging is interrupted for 20ms until it is determined that input power is good. Also, when DC power is removed while valid USB power is present, charging is interrupted for 20ms before transferring to the USB source.

An additional power selection circuit selects one of the power sources for control circuity of JTMA3200. The higher voltage on either DCLV or USB supplies control circuitry with bias current through the selected internal MOSFET connected from DCLV or USB to BYP. BYP is the bypass connection for the JTMA3200's internal power rail. Bypass to the GND with a  $2.2\infty$ F or greater capacitor to reduce voltage ripple.

#### Enable (EN)

The enable input, EN, switches the charging of JTMA3200 on or off. With EN high, the JTMA3200 can begin charging. When EN is low, DCOK and PON remain active. Charging stops when EN is low, but the chip remains biased and continues to draw current from the input supplies. Therefore, power-monitoring outputs can remain valid.

#### DC Power-OK (DCOK)

DCOK is an active-low and open-drain output that goes low when  $V_{DC}$  is below 6.4V and above 3.65V. DCOK can be used as a logic output or to drive an external P-channel MOSFET. This allows the charger to protect the input from over-voltage up to 18V. Charging from AC adaptor is disabled for inputs over 6.4V. An external 1k& pull-up resistor keeps DCOK high (external MOSFET off) until it is the certain voltage within the acceptable range. To verify that the input voltage is stable, DCOK has an internal delay of 20ms before connecting power to DCLV. DCOK remains operational when EN is low (charger off).

#### USB Power-OK (UOK)

UOK is an active-low and open-drain output that goes low to indicate that  $V_{USB}$  is valid (greater than 3.65V). UOK remains operational when EN is low (charger off). An external 10k& pullup resistor keeps UOK high until it is certain that power is within the acceptable range for 20ms. UOK can be used as a logic output, or to control a MOSFET that switches USB power directly to the system load when the JTMA3200 is powered from a USB source.

#### Power On (PON)

PON goes high when  $V_{DC}$  or  $V_{USB}$  is within its normal operating range(3.65V<V<sub>DC</sub><6.4V or V<sub>USB</sub>>3.65V) to turn off the external P-channel MOSFET, disconnecting the battery from system load. Also, PON can be used as a logic output to indicate power is connected. The PON has an internal 10& MOSFET for pulling up to BYP voltage and an internal 120k& resistor for pulling down to the GND.

#### Precharge Current

When the JTMA3200 is powered with a battery connected, the IC first detects if the cell voltage is ready for full charge current. If the cell voltage is less than the prequal level (3V typ.), the battery is precharged with a 50mA current until the cell reaches the proper level. The full charging current, as set by USEL or DCI, is then applied.

## Function Description (Cont.)

#### **USB Charging Current**

The charging current from the USB source is selected by USEL. A USB source can supply a maximum of 100mA or 500mA. USB hosts and powered hubs typically supply 500mA while unpowered hubs supply 100mA. A logic low on USEL selects a 100mA maximum charging current. A logic high on USEL selects a 500mA maximum charging current.

#### **DC Charging Current**

When charging from the DCLV input, the DCI voltage (V\_{SET}) and the resistor (R\_{SET}) connected from this pin to the GND set the charging current (I  $_{CHG_DC}$ ) as the following equation :

$$\mathsf{I}_{\mathsf{CHG}_\mathsf{DC}} = \mathsf{K}_{\mathsf{SET}} \times \frac{\mathsf{V}_{\mathsf{SET}}}{\mathsf{R}_{\mathsf{SET}}}$$

The charging current set factor ( $K_{SET}$ ) is shown in the Electricl Characteristics. The DCI regulation voltage is reduced by thermal regulation function. Connecting DCI to the GND results in a limited 1.8A charging current.

#### **Battery Full Indication**

The JTMA3200 reports the charge-done status on STAT1 and STAT2 pins when the charging current falls below a percentage of the set fast-charge current (Table 2) and the charger is in voltage mode (V<sub>BATT</sub> near 4.2V).

Table 2 Battery Full Indication

CHARGING SOURCE	CHARGE-DONE CURRENT THRESHOLD
DCLV Charging	12.5% of Fast-charge current and charger in voltage mode
USB Charging (500mA, USEL=high)	125mA and charger in voltage mode
USB Charging (100mA, USEL=low)	Charger in voltage mode

When charging from a DC source, charge-done occurs when  $I_{CHG_DC}$  falls to 12.5% of the current set by  $R_{SET}$  and the charger is in voltage mode ( $V_{BATT}$  near 4.2V). When charging from a USB source with USEL high, chargedone occurs when  $I_{CHG_USB}$  falls to 125mA and the charger is in voltage mode. If the JTMA3200 is charging from a USB source with USEL low, charge-done occurs when the charger enters voltage mode.

After the JTMA3200 enunciates the charge-done signal, it keeps operating in voltage mode without turning off the charger and stopping the safety counter.

#### **Thermal Regulation**

On-chip thermal limiting in the JTMA3200 simplifies PC board layout and allows charging rates to be automatically optimized without constraints imposed by worstcase minimum battery voltage, maximum input voltage, and maximum ambient temperature. When the JTMA3200 thermal limit is reached, the charger does not shut down but simply reduces charging current. This allows the board design to be optimized for compact size and typical thermal conditions. The JTMA3200 reduces charging current to keep its die temperature below +120°C. The JTMA3200's QFN package includes a bottom metal plate that reduces thermal resistance between the die and the PC board. The external pad should be soldered to a large ground plane. This helps dissipate power and keeps the die temperature below the thermal limit. The JTMA3200's thermal regulator is set for a +120°C die temperature.

#### **External Thermistor Monitor (THRM)**

The JTMA3200 features an internal window comparator to monitor battery pack temperature or ambient temperature with an external negative temperature coefficient thermistor. In typical systems, temperature is monitored to prevent charging at ambient temperature extremes (below 0°C or above +50°C). When the temperature moves outside these limits, charging is stopped. If the V<sub>THERM</sub> returns to its normal window, charging resumes. Connect THRM to the GND when not using this feature. The THRM block diagram is detailed in Figure 1. Note that the temperature monitor at THRM entirely separates from the on-chip temperature limiting discussed in the THRM input are  $0.74 \times V_{REF}$  for the COLD trip point and  $0.29 \times V_{REF}$  for the HOT trip point.

## Function Description (Cont.)

#### External Thermistor Monitor (THRM) (Cont.)




Figure 1. Thermistor Sensing Block Diagram

#### Sleep Mode

The JTMA3200 charger circuitry enters the low-power sleep mode if both AC adapter and USB power are removed from the circuit. This feature prevents draining the battery into the JTMA3200 during the absence of input supplies. Note that in sleep mode, PON remains low in order for the battery to continue supplying power to the system load.

Table 3 Status	Pin Summary
----------------	-------------

CHARGE STATE	STAT1	STAT2
Precharge in progress	ON	ON
Fast charge in progress	ON	OFF
Charge done	OFF	ON
Charge suspended	OFF	OFF
Sleep mode	011	011

#### **Charge Status Outputs**

The open-drain STAT1 and STAT2 outputs indicate various charger operations are shown in Table 3. These status pins can be used to drive LEDs or communicate to the host processor. Note that OFF indicates the open-drain transistor is turned off. Note that this assumes EN=High.

#### Soft-Start

The JTMA3200 is equipped with a soft-start function to control the rise rate of the charging current rising from zero to the fast-charging current level in constant current mode. During DC charger soft-start, the JTMA3200 ramps up the voltage on DCI pin with constant well-controlled slew rate. The charging current is proportional to the DCI voltage.

The soft-start interval is 7 ms (typical) and is independent of the fast -charging current level.




Figure 2. Typical Charging Profile

### **Applicaiton Information**

#### Input Overvoltage Protection Switch

Connect a P-channel MOSFET between DCLV and DC to protect the DCLV input pin from over-voltage up to 18V. When DC voltage is above 6.4V OVP threshold, the DCOK will be pulled high to turn off the P-channel MOSFET. The P-channel MOSFET will be turned on again until the DC voltage is below the OVP threshold. If the OVP function is not needed, leave the DCOK open and tie the DC pin to DCLV pin.

#### **Battery-Load Switch**

When an AC adapter or USB power is connected to charger, some systems prefer that system load is supplied from the AC adapter or USB power rather than from the battery. In these systems, the battery is permanently connected to system load. If the battery is completely discharged, the system might not ready to operate immediately. If the battery-load switch function is needed, uses external components D1, D2, Q1, Q2, and Q3 to achieve the function.

Typical Application Circuit 3 shows the full-featured circuit. When input power is supplied, the Q1 disconnects the battery from the system load. The input can power the system through D1, D2, Q2, and Q3 when either USB or AC power is present. Typical Application Circuit 4 shows the partial battery-load switching. AC adapter power is routed directly to the battery but USB power is not. When the USB power is connected, total USB current is set by USEL and system power is drawn from the battery through D2.

#### STAT Pins

The STAT1 and STAT2 outputs indicate various charge status. These two pins can be used to drive LEDs or communicate to the host processor. When status pins

are monitored by a processor, there should be a  $10 \ensuremath{k\&}$ 

pull-up resistor to connect each status pin and the  $V_{cc}$  of the processor; furthermore, when the status is viewed by LED, the LED with a current rating is less than 10mA and a resistor should be selected to connect LED in series, so the current will be limited to the desired current value. The resistor is calculated by the following equation:

In other words, the LED and resistor between the input and each status pin shoule in series.

#### **Capacitor Selection**

Typically, a  $4.7 \propto F$  ceramic capacitor is used to connect from DC/USB to the GND. For high charging current, it is recommended to use a larger input bypass capacitance to reduce supply noise. Note that if the OVP function is used, the DC should protect against the high DC input voltage, so the voltage rating of the DC input capacitor must be larger than 25V.

There is a ceramic capacitor connecting from BATT to the GND for proper stability. To work well with most applications, at least a  $2.2 \propto F X5R$  ceramic capacitor is required.

#### **Thermal Consideration**

The JTMA3200 is available in a thermally enhanced QFN package with an exposed pad. It is recommended to connect the exposed pad to a large copper ground plane on the backside of the circuit board through several thermal vias for heatsinking. The exposed pad transfers heat away from the device, allowing the JTMA3200 to charge the battery with maximum current while minimizing the increase in die temperature.

The most common measure of package thermal performance is thermal resistance measured from the device

junction to the air surrounding the package surface ( $\bigcup_A$ ).

The  $\bigcup_A$  can be calculated by the following equation:

$$\int_{JA} = \frac{T_J \Box T_A}{P_D}$$

where:

 $T_{\text{J}} = \text{device junction temperature} \\ T_{\text{A}} = \text{ambient temperature} \\ P_{\text{D}} = \text{device power dissipation}$ 

The device power dissipation,  $P_D$ , is the function of the charge rate and the voltage drop across the internal FET. It can be calculated by the following equation:

# Applicaiton Information (Cont.)

#### Thermal Consideration (Cont.)


PD=(VDCLV-VBATT) X ICHG\_DC (Or ICHG\_USB)

#### **PCB Layout Consideration**

The JTMA3200 is packaged in a thermally enhanced QFN package. The package includes a thermal pad to provide an effective thermal contact between the device and the printed circuit board. Connecting the exposed pad to a large copper ground plane on the backside of the circuit board through several thermal vias for heatsinking is recommended. Connecting the battery to BATT as close to the device as possible provides accurate battery voltage sensing. All decoupling capacitors and filter capacitors should be placed as close as possible to the device. The high-current charge paths into DC, DCLV, USB, and from the BATT pins must short and wide to minimize voltage drops.

# **Package Information**

QFN5x5-16




S	QFN5x5-16				
SYMBOL	MILLIME	MILLIMETERS		ES	
Õ	MIN.	MAX.	MIN.	MAX.	
А	0.80	1.00	0.031	0.039	
A1	0.00	0.05	0.000	0.002	
A3	0.20	0.20 REF		REF	
b	0.25	0.35	0.010	0.014	
D	4.90	5.10	0.193	0.201	
D2	3.10	3.60	0.122	0.142	
Е	4.90	5.10	0.193	0.201	
E2	3.10	3.60	0.122	0.142	
е	0.80 BSC		0.031	BSC	
L	0.35	0.60	0.014	0.024	
К	0.20		0.008		


Note : 1. Followed from JEDEC MO-220 VHHB.

# Package Information

TQFN4x4-16



S	TQFN4x4-16						
S Y MBOL	MILLIME	MILLIMETERS		IMETERS INC		HES	
ŌL	MIN.	MAX.	MIN.	MAX.			
А	0.70	0.80	0.028	0.031			
A1	0.00	0.05	0.000	0.002			
A3	0.20	REF	0.008	REF			
b	0.25	0.35	0.010	0.014			
D	3.90	4.10	0.154	0.161			
D2	1.90	2.10	0.075	0.083			
E	3.90	4.10	0.154	0.161			
E2	1.90	2.10	0.075	0.083			
е	0.65 BSC		0.026	BSC			
L	0.40	0.50	0.016	0.020			
К	0.20		0.008				



## **Carrier Tape & Reel Dimensions**

Application	Α	Н	T1	С	d	D	W	E1	F
	330.0±2.00	50 MIN.	12.4+2.00 -0.00	13.0+0.50 -0.20	1.5 MIN.	20.2 MIN. 1	12.0±0.30	1.75±0.10	5.5±0.10
QFN5x5-16	P0	P1	P2	D0	D1	Т	A0	B0	K0
	4.0±0.10	8.0±0.10	2.0±0.10	1.5+0.10 -0.00	1.5 MIN.	0.6+0.00 -0.40	5.35±0.20	5.35±0.20	1.30±0.20
Application	Α	Н	T1	С	d	D	w	E1	F
	330.0±2.00	50 MIN.	12.4+2.00 -0.00	13.0+0.50 -0.20	1.5 MIN.	20.2 MIN.	12.0±0.30	1.75±0.10	5.5±0.05
TQFN4x4-16	P0	P1	P2	D0	D1	Т	A0	B0	K0
	4.0±0.10	8.0±0.10	2.0±0.05	1.5+0.10 -0.00	1.5 MIN.	0.6+0.00 -0.40	4.30±0.20	4.30±0.20	1.30±0.20


(mm)

### **Devices Per Unit**


Package Type	Unit	Quantity
QFN5x5-16	Tape & Reel	2500
TQFN4x4-16	Tape & Reel	3000

# **Taping Direction Information**


QFN5x5-16



#### TQFN4x4-16



### **Classification Profile**



## **Classification Reflow Profiles**

Profile Feature	Sn-Pb Eutectic Assembly	Pb-Free Assembly	
Preheat & Soak Temperature min (T <sub>smin</sub> ) Temperature max (T <sub>smax</sub> ) Time (T <sub>smin</sub> to T <sub>smax</sub> ) (ts)	100 °C 150 °C 60-120 seconds	150 °C 200 °C 60-120 seconds	
Average ramp-up rate (Tsmax to TP)	3 °C/second max.	3°C/second max.	
Liquidous temperature (T∟) Time at liquidous (t∟)	183 °C 60-150 seconds	217 °C 60-150 seconds	
Peak package body Temperature (T <sub>P</sub> )*	See Classification Temp in table 1	See Classification Temp in table 2	
Time $(t_P)^{**}$ within 5°C of the specified classification temperature $(T_c)$	20** seconds	30** seconds	
Average ramp-down rate (Tp to Tsmax)	6 °C/second max.	6 °C/second max.	
Time 25°C to peak temperature	6 minutes max.	8 minutes max.	
* Tolerance for peak profile Temperati ** Tolerance for time at peak profile ter	ure $(T_P)$ is defined as a supplier minimu nperature $(t_P)$ is defined as a supplier m		

## **Classification Reflow Profiles (Cont.)**

Table 1. SnPb Eutectic Process – Classification Temperatures (Tc)

Package Thickness	Volume mm <sup>3</sup> <350	Volume mm <sup>3</sup> ε350
<2.5 mm	235 °C	220 °C
ε2.5 mm	220 °C	220 °C

Table 2. Pb-free Process – Classification Temperatures (Tc)

Package Thickness	Volume mm <sup>3</sup> <350	Volume mm <sup>3</sup> 350-2000	Volume mm <sup>3</sup> >2000
<1.6 mm	260 °C	260 °C	260 °C
1.6 mm – 2.5 mm	260 °C	250 °C	245 °C
ε2.5 mm	250 °C	245 °C	245 °C

## **Reliability Test Program**

Test item	Method	Description
SOLDERABILITY	JESD-22, B102	5 Sec, 245°C
HOLT	JESD-22, A108	1000 Hrs, Bias @ 125°C
PCT	JESD-22, A102	168 Hrs, 100%RH, 2atm, 121°C
тст	JESD-22, A104	500 Cycles, -65°C~150°C
ESD	MIL-STD-883-3015.7	VHBM≧2KV, VMM≧200V
Latch-Up	JESD 78	10ms, 1tr≧100mA

### **Customer Service**

Copyright ♥ JIATAIMU Electronics Corp. Rev. A.5 - Apr., 2009

24

www.jtmic.com