
Two- Phase Buck PWM Controller with Integrated MOSFET Drivers

Features

- Voltage-Mode Operation with Current Sharing
 - Adjustable Feedback Compensation
 - Fast Load Transient Response
- Operate with 8V~13.2Vcc Supply Voltage
- Selectable External or Internal 0.6V Reference
 - ±1.5% Accuracy Over Temperature
- Support Single- and Two-Phase Operations
- 5VCC and Buffered Reference Outputs
- 8~12V Gate Drivers with Internal Bootstrap Diode
- Lossless Inductor DCR Current Sensing
- Selectable Operation Frequency
 - 150k/300k/400kHz per Phase
- Power-OK Indicator Output
 - Regulated 1.5V on REFOUT/POK
- Adjustable Over-Current Protection (OCP)
- Accurate Load Line (DROOP) Programming
- Adjustable Soft-Start
- Over-Voltage Protection (OVP)
- Under-Voltage Protection (UVP)
- Over-Temperature Protection (OTP)
- QFN4x4 24-Lead Package (QFN4x4-24A)
- Lead Free and Green Devices Available (RoHS Compliant)

Simplified Application Circuit



General Description

The JTMA7098, two-phase PWM control IC, provides a precision voltage regulation system for advanced graphic microprocessors in graphics card applications. The integration of power MOSFET drivers into the controller IC and reduces the number of external parts for a cost and space saving power management solution.

The JTMA7098 uses a voltage-mode PWM architecture, operating with fixed-frequency, to provides excellent load transient response. The device uses the voltage across the DCRs of the inductors for current sensing. Load line voltage positioning (DROOP), channel-current balance, and over-current protection are accomplished through continuous inductor DCR current sensing.

The MODE pin programs single- or two- phase operation. When IC operates in two-phase mode normally, it can transfer two-phase mode to single-phase mode at liberty. Nevertheless, once operates in single-phase mode, the operation mode is latched. It is required to toggle SS, REFIN/EN or 5VCC pin to reset the IC. Such feature of the MODE pin makes the JTMA7098 ideally suitable for dual power input applications, such as PCIE interfaced graphic cards.

This control IC's protection features include a set of sophisticated over-temperature, over-voltage, under-voltage, and over-current protections. Over-voltage results in the converter turning the lower MOSFETs on to clamp the rising output voltage and protects the microprocessor. The over-current protection level is set through external resistors. The device also provides a power-on-reset function and a programmable soft-start to prevent wrong operation and limit the input surge current during power-on or start-up.


The JTMA7098 is available in a QFN4x4-24A package.

Applications

- Graphics Card GPU Core Power Supply
- Motherboard Chipset or DDR SDRAM Core Power Supply
- On-board High Power PWM Converter with Output Current up to 60A


JIATAIMU reserves the right to make changes to improve reliability or manufacturability without notice, and advise customers to obtain the latest version of relevant information to verify before placing orders.

Ordering and Marking Information



Note: JIATAIMU lead-free products contain molding compounds/die attach materials and 100% matte tin plate termination finish; which are fully compliant with RoHS. JIATAIMU lead-free products meet or exceed the lead-free requirements of IPC/JEDEC J-STD-020D for MSL classification at lead-free peak reflow temperature. JIATAIMU defines "Green" to mean lead-free (RoHS compliant) and halogen free (Br or Cl does not exceed 900ppm by weight in homogeneous material and total of Br and Cl does not exceed 1500ppm by weight).

Pin Configuration



Absolute Maximum Ratings (Note 1)

Symbol	Parameter	Rating	Unit	
Vcc	VCC Supply Voltage (VCC to AGND)		-0.3 ~ 15	V
VBOOT1/2	BOOT1/2 Voltage (BOOT1/2 to PHASE1/2)		-0.3 ~ 15	V
	UGATE1/2 Voltage (UGATE1/2 to PHASE1/2)	<200ns pulse width >200ns pulse width	-5 ~ VBOOT1/2+5 -0.3 ~ VBOOT1/2+0.3	V
	LGATE1/2 Voltage (LGATE1/2 to PGND)	<200ns pulse width >200ns pulse width	-5 ~ Vcc+5 -0.3 ~ Vcc+0.3	V
	PHASE1/2 Voltage (PHASE1/2 to PGND)	<200ns pulse width >200ns pulse width	-10 ~ 30 -2 ~ 15	V

Absolute Maximum Ratings (Cont.) (Note 1)

Symbol	Parameter	Rating	Unit	
	BOOT1/2 to AGND Voltage <200ns pulse width >200ns pulse width	-0.3 ~ 42 -0.3 ~ 30	V	
	VCCDRV to AGND Voltage	-0.3 ~ 15	V	
V ₅ VCC	5VCC Supply Voltage (5VCC to AGND, V5vcc < Vcc +0.3V)	-0.3 ~ 7	V	
	REFIN/EN, MODE to AGND Voltage	-0.3 ~ 7	V	
	Input Voltage (REFOUT/POK, SS, FB, COMP, DROOP, RT, CSP1/2, CSN1/2 to AGND)	-0.3 ~ V5VCC +0.3	V	
	PGND to AGND Voltage	-0.3 ~ +0.3	V	
PDMAX	Maximum Power Dissipation	Limited Internally	W	
	Maximum Junction Temperature	150	°C	
Тѕтс	Storage Temperature Range	-65 ~ 150	°C	
Tsdr	Maximum Soldering Temperature, 10 Seconds	260	°C	

Note 1: Absolute Maximum Ratings are those values beyond which the life of a device may be impaired. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Thermal Characteristics

Symbol	Parameter	Typical Value	Unit
AL	Junction-to-Ambient Resistance (Note 2) QFN4x4-24A	45	°C/W
\JC	Junction-to-Case Resistance (Note 3) QFN4x4-24A	7	

Note 2: \(\Ja \) is measured with the component mounted on a high effective thermal conductivity test board in free air. The exposed pad of QFN4x4-24A is soldered directly on the PCB.

Note 3: The case temperature is measured at the center of the exposed pad on the underside of the QFN4x4-24A package.

Recommended Operating Conditions (Note 4)

Symbol	Parameter	Range	Unit
Vcc	VCC Supply Voltage	8 ~ 13.2	V
V ₅ VCC	5VCC Supply Voltage (V5vcc < Vcc +0.3V)	5 ± 5%	V
Vout	Converter Output Voltage	0.6 ~ 2.5	V
V _{IN1}	PWM 1 Converter Input Voltage	3.1 ~ 13.2	V
V _{IN2}	PWM 2 Converter Input Voltage	3.1 ~ 13.2	V
Іоит	Converter Output Current	~ 60	Α
Vrefin/en	REFIN/EN Input Voltage	0~2	V
TA	Ambient Temperature	-20 ~ 70	°C
TJ	Junction Temperature	-20 ~ 125	°C
Cvcc	Linear Regulator Output Capacitor	0.8 ~ 15	∞F
C5VCC	5VCC Linear Regulator Output Capacitor	0.8 ~ 15	∞F

Note 4: Refer to the typical application circuits.

Electrical Characteristics

Refer to the typical application circuits. These specifications apply over $V_{IN}=12V$, $V_{OUT}=1.2V$ and $T_{A}=-20 \sim 70$ °C, unless otherwise specified. Typical values are at $T_{A}=25$ °C. The V_{5VCC} is supplied by the internal regulator.

Symbol	Parameter	Parameter Test Conditions		JTMA7098		
- Landington		rest conditions	Min.	Тур.	Max.	Unit
SUPPLY CU	RRENT			•		
Icc	VCC Nominal Supply Current	UGATEx and LGATEx Open, FB forced above regulation point	-	5	10	mA
Isp	VCC Shutdown Supply Current	SS/EN=GND	-	5	-	mA
POWER-ON	-RESET (POR) AND OPERATION F	PHASE SELECTION		•		
V ₅ VCC_THR	5VCC Rising Threshold Voltage		4.2	4.5	4.8	V
	5VCC POR Hysteresis		0.4	0.58	0.76	V
	MODE Rising Threshold Voltage	V _{MODE} Rising	0.77	0.8	0.83	V
I море	MODE Pin Input Current		-100	-	+100	nA
VCC LINEAR	RCONTROLLER			•		.1
VRRG_VCC	Regulated Voltage on VCC	Io=0A, Rpull-up=1k&	8	8.5	9	V
	Maximum VCCDRV Sink Current	Vcc = VREG_VCC +200mV, VVCCDRV = 8V	5	-	-	mA
5VCC LINE	AR REGULATOR					.1
VREG_5VCC	Output Voltage	Io = 0A, Vcc =8V	4.75	5	5.25	V
	Line Regulation	Io = 0A, Vcc = 8V ~ 13.2V	-20	-	20	mV
	Load Regulation Io = 3mA, Vcc > 8V			-	200	mV
	Current-Limit	5VCC = GND	20	30	-	mA
REFERENCI	E VOLTAGE					,1
V _{REF}	Regulated Voltage on FB pin	Internal reference voltage used	-	0.6	-	V
	Acquirocu	T _A =25°C	-1	-	+1	%
	Accuracy	Over temperature	-1.5	-	+1.5	- %
lfв	FB Pin Input Current		-100	-	+100	nA
	REFIN/EN Voltage Offset	Vfb - Vrefin/en, Vrefin/en =0.6V~1.5V	-5	-	5	mV
VREFIN/EN_THR	Device Enable Voltage Threshold	On REFIN/EN pin, VREFIN/EN rising	0.37	0.4	0.43	V
	Device Enable Voltage Hysteresis		-	50	-	mV
	Internal/External Reference Selection Voltage Threshold	2.1	2.5	3.0	V	
	Reference Selection Debounce Time	VREFIN/EN falling, Switching to external reference	-	20	-	∝s
IREFIN/EN	REFIN/EN Pin Input Current		-100	-	+100	nA
VРОК	REFOUT/POK Output Voltage		-	1.5	-	V
V PUK	REFOUT/POK Accuracy	Io = 0~3mA, T _A =25°C	-2	-	+2	%
	NET OUT/I ON Accuracy	Io = 0~3mA, Over temperature	-3	-	+3	70
	REFOUT/POK Current-Limit	REFOUT/POK = GND	4	8	15	mA
	REFOUT/POK Pull-Low Resistance	Ігегоит/рок = 5mA	-	70	100	&

Electrical Characteristics (Cont.)

Refer to the typical application circuits. These specifications apply over $V_{IN}=12V$, $V_{OUT}=1.2V$ and $T_A=-20 \sim 70$ °C, unless otherwise specified. Typical values are at $T_A=25$ °C. The V_{5VCC} is supplied by the internal regulator.


Symbol	Parameter	Test Conditions		JTMA7098			Unit
Syllibol	Falanetei	lest O	onditions	Min.	Тур.	Max.	Oilit
ERROR A	MPLIFIER	•				•	
	DC Gain	R _L = 10k& to the	ground	-	85	-	dB
	Gain-Bandwidth Product	CL = 100pF, RL =	10k& to the ground	-	20	-	MHz
	Slew Rate	CL = 100pF, lo =	±400∝A	-	8	-	V/∝s
	Upper Clamp Voltage	lo = 1mA		2.7	3.0	-	V
	Lower Clamp Voltage	lo = -1mA		-	-	0.1	V
	COMP Pull-Low Resistance	In fault or shutdo	wn condition	-	2	-	k&
OSCILLA	TOR						
		RT = GND		135	150	165	
Fosc	Oscillator Frequency	RT = Floating		270	300	330	kHz
		RT = 5VCC		360	400	440	
□Vosc1/2	Oscillator Sawtooth Amplitude			-	1.5	-	V
lrт	RT Input Current	RT = GND/5VCC	RT = GND/5VCC(5V)		-	+100	∝A
	RT 5VCC Level	For Fosc =150kHz		V ₅ vcc-0.5	-	-	V
	RT Floating Voltage	For Fosc =300kHz		1.2	3.6	V5VCC-1.2	V
	RT GND Level	For Fosc =400kHz		-	-	0.3	V
	Maximum Duty Cycle			85	88	-	%
MOSFET	GATE DRIVERS			•		'	
	UGATE1/2 Source Current	VBOOT = 12V, Vug	ATE-VPHASE = 2V	-	2.6	-	Α
	UGATE1/2 Sink Current	VBOOT = 12V, Vug	ATE-VPHASE = 2V	-	1	-	Α
	LGATE1/2 Source Current	Vcc = 12V, VLGATE	= 2V	-	2.6	-	Α
	LGATE1/2 Sink Current	Vcc =12V, VLGATE	= 2V	-	1.4	-	Α
	UGATE1/2 Source Resistance	Vвоот = 12V, 100	mA Source Current	-	2.5	3.75	&
	UGATE1/2 Sink Resistance	Vвоот = 12V, 100	mA Sink Current	-	2	3	&
	LGATE1/2 Source Resistance	Vcc = 12V, 100m	A Source Current	-	2	3	&
	LGATE1/2 Sink Resistance	Vcc = 12V, 100m	A Sink Current	-	1.4	2.1	&
ΤD	Dead-Time			-	30	-	ns
CURREN	T SENSE AND DROOP FUNCTION			•		'	
Icsp	CSP1/2 Pin Input Current			-100	-	+100	nA
loov	CSN1/2 Maximum Output Current	P 2014/9 - 21/9-	Sourcing current	80	-	-	Λ
Icsn	OGIVI/2 Maximum Output Gunent	$R csn_{1/2} = 2k\&,$	Sinking current	15	-	-	∞A
	Current Sense Amplifier Bandwidth	-		-	3	-	MHz
	DROOP Output Current Accuracy	RDROOP = 2k&, V	PROOP =0.005V	-	50	-	∞A
	DROOP Accuracy	□Vfb = Vdroop/20	, VDROOP = 1V	-5	-	+5	mV
	Current Difference Between Channel1/2 and Average Current			-10	-	+10	%


Electrical Characteristics (Cont.)


Refer to the typical application circuits. These specifications apply over $V_{IN}=12V$, $V_{OUT}=1.2V$ and $T_A=-20 \sim 70$ °C, unless otherwise specified. Typical values are at $T_A=25$ °C. The V_{5VCC} is supplied by the internal regulator.

Symbol	Parameter	Test Conditions	JTMA7098			Unit	
Symbol	i arameter	rest conditions	Min.	Тур.	Max.]	
SOFT-ST	ART AND ENABLE		•				
Iss	Soft-Start Current Source	Flowing out of SS pin	8	10	12	αA	
	Soft-Start Complete Threshold		-	3.2	-	V	
	SS Pull-low Resistance		-	10	18	k&	
POWER-0	OK AND PROTECTIONS		•				
	Over-Current Trip Level	Ics1 + Ics2	110	120	140	αA	
Vuv	FB Under-Voltage Threshold	~ 2∞s noise filter, V _{FB} falling, Percentage of V _R at Error Amplifier	40	50	60	%	
VPOK_L	POK Lower Threshold		-	87.5	-	%	
Vov, Vpok_h	FB Over-Voltage Threshold and POK Upper Threshold	~ 2∞s noise filter, VFB rising Percentage of VR at Error Amplifier	115	125	135	%	
	FB Over-Voltage Hysteresis		-	60	80	mV	
Тотк	Over-Temperature Trip Level	T _J rising	-	150	-	°C	
	Over-Temperature Hysteresis		-	50	-	°C	


Typical Operating Characteristics










Output Current, Iout (A)








Operating Waveforms




CH1: V5vCc (5V/div) CH2: VCOMP (1V/div) CH3: Vss (5V/div) CH4: VOUT (1V/div) Time: 5ms/div

Power Off




CH1: V5VCC (5V/div) CH2: VCOMP (1V/div) CH3: Vss (5V/div) CH4: VOUT (1V/div) Time: 5ms/div

Enable by REFIN/EN Pin



CH2: VCOMP (1V/div) CH3: Vss (2V/div) CH4: Vout (1V/div) Time: 5ms/div


Shutdown by REFIN/EN Pin



CH1: VREFINEN (5V/div) CH2: VCOMP (1V/div) CH3: Vss (2V/div) CH4: Vout (1V/div) Time: 5ms/div


Operating Waveforms (Cont.)

External Step-Up Reference by VREFIN/EN




CH1: VREFINEN (1V/div)
CH2: VFB (500mV/div)
CH3: Vss (1V/div)
CH4: Iout (10A/div)
Time: 200∝s/div

External Step-Down Reference by VREFIN/EN




CH1: VREFIN/EN (1V/div) CH2: VFB (500mV/div) CH3: Vss (1V/div) CH4: Iou⊤ (10A/div) Time: 200∝s/div

Power On Without VIN2 Voltage



CH1: VOUT (1V/div)
CH2: VPHASE1 (10V/div)
CH3: VPHASE2 (2V/div)
CH4: Vss (2V/div)
Time: 5ms/div


Under-Voltage Protection (UVP)



CH1: VFB (500mV/div)
CH2: VPHASE1 (10V/div)
CH3: VPHASE2 (10V/div)
CH4: VSS (2V/div)
Time: 200∝S/div


Operating Waveforms (Cont.)

Load Transient, 0A==>40A



CH1: VPHASE1 (20V/div)
CH2: IPHASE2 (20A/div)
CH3: VOUT (AC, 200mV/div)
CH4: IOUT (10A/div)
Time: 20xs/div


Load Transient , 40A==>0A



CH1: VPHASE1 (20V/div)
CH2: IPHASE2(20A/div)
CH3: VOUT (AC, 200mV/div)
CH4: IOUT (10A/div)


CH4: lou⊤ (10A/div) Time: 20∞s/div

OCP at Slow Slew IouT



CH2: IL2 (10A/div) CH3: Vss (5V/div) CH4: Vout (1V/div) Time: 5ms/div


Short-Circuit Test After Power On



CH1: IL1 (10A/div) CH2: IL2 (10A/div) CH3: Vss (5V/div) CH4: Vout (1V/div) Time: 5ms/div


Operating Waveforms (Cont.)

Short-Circuit Test Before Power On



CH2: IL2 (10A/div)
CH3: Vss (5V/div)
CH4: Vout (1V/div)
Time: 5ms/div

OVP After Power On



CH1: VFB (1V/div) CH2: Vss (2V/div) CH3: VLG1 (10V/div) CH4: VLG2 (10V/div) Time: 100∞s/div

Pin Description

F	PIN	FUNCTION				
NO.	NAME	, and not				
1	UGATE1	High-side Gate Driver Output for channel 1. Connect this pin to the gate of high-side MOSFET. This pin is monitored by the adaptive shoot-through protection circuitry to determine when the high-side MOSFET has turned off.				
2	BOOT1	Bootstrap Supply for the floating high-side gate driver of channel 1. Connect the Bootstrap capacitor between the BOOT1 pin and the PHASE1 pin to form a bootstrap circuit. The bootstrap capacitor provides the charge to turn on the high-side MOSFET. Typical values for C _{BOOT} ranged from 0.1 ∞ F to 1 ∞ F. Ensure that C _{BOOT} is placed near the IC.				
3	5VCC	Internal Regulator Output. This is the output pin of the linear regulator, which is converting power from VCC and provides output current up to 20mA minimums for internal bias and external usage.				
4	AGND	Signal Ground for the IC. All voltage levels are measured with respect to this pin. Tie this pin to the ground island/plane through the lowest impedance connection available.				
5	MODE	Operation Phase Selection Input. Pulling this pin lower than 0.64V sets two-phase operation with both channels enabled. Pulling this pin higher than 0.8V sets single-phase operation with the channel 2 disabled. Once operating in single-phase mode, the operation mode is latched. It is required to toggle SS, REFIN/EN, or 5VCC pin to reset the IC.				
6	CSP1	Positive Input of current sensing Amplifier for channel 1. This pin combined with CSN1 senses the inductor current through an RC network.				
7	CSN1	Negative Input of current sensing amplifier for channel 1. This pin combined with CSP1 senses the inductor current through an RC network.				
8	CSN2	Negative Input of current sensing amplifier for channel 2. This pin combined with CSP2 senses the inductor current through an RC network.				
9	CSP2	Positive Input of current sensing Amplifier for Channel 2. This pin combined with CSN2 senses the inductor current through an RC network.				


Pin Description (Cont.)

F	PIN	FUNCTION				
NO.	NAME		FUNCTION			
10	DROOP	Load Line (droop) Setting. Connect a resistor between this pin and AGND to set the droop. A sourcing current, proportional to output current is present on the DROOP pin. The droop scale factor is set by the resistors (connected with CSP1, CSP2, and DROOP), resistance of the output inductors, and the internal voltage divider with the ratio of 5%.				
11	RT	Operating Frequency Set channel. RT GND Floating 5VCC	ting. The three-level input pin sets the operating frequency for each Operating Frequency (kHz) 150 300 400			
12	COMP	Error Amplifier Output. Co 2 or Type 3 feedback cor	onnect the compensation network between COMP, FB, and Vout for Type npensation.			
13	FB		oin is the inverting input to the error comparator. A resistor divider from s used to set the regulation voltage.			
14	SS		Connect a capacitor from this pin to the AGND to set the soft-start ge on this pin below 0.5V causes COMP to pull low and then shuts off the			
15	REFIN/EN	the converter with soft-sta 2V. The IC is disabled if t	Enable Input. The IC uses the voltage (VREFINVEN) as reference voltage of art control. If this pin is driven by an external voltage ranged from 0.4V to he voltage is below 0.4V (typical). If external reference is not available, VCC for internal 0.6V reference.			
16	REFOUT/PO K		erence Output. This pin is a reference output used to indicate the status and FB pin. REFOUT/POK provides 1.5V reference if V _{FB} > 87.5% of			
17	BOOT2	capacitor between the BC capacitor provides the ch	floating high-side gate driver of channel 2. Connect the Bootstrap DOT2 pin and the PHASE2 pin to form a bootstrap circuit. The bootstrap arge to turn on the high-side MOSFET. Typical values for CBOOT range re that CBOOT is placed near the IC.			
18	UGATE2	_	tput for Channel 2. Connect this pin to the gate of high-side MOSFET. he adaptive shoot-through protection circuitry to determine when the urned off.			
19	PHASE2	the low-side MOSFET. The adaptive shoot-through turned off. An Schottky di	2. Connect this pin to the source of high-side MOSFET and the drain of his pin is used as sink for UGATE2 driver. This pin is also monitored by the protection circuitry to determine when the high-side MOSFET has ode between this pin and the ground is recommended to reduce that is common in a power supply system.			
20	LGATE2		tput for Channel 2. Connect this pin to the gate of low-side MOSFET. he adaptive shoot-through protection circuitry to determine when the rned off.			
21	VCCDRV		Regulator. This pin is the drive output for the external linear regulator. gate of NPN/NMOS transistor as the pass element.			
22	VCC	regulated bias supply, lov can receive a well-decou	along with VCCDRV pin and external pass element provides 8.5V v-side gate drivers, and the bootstrap circuit for high-side drivers. This pin pled 8V~13.2V supply voltage alone if the VCCDRV is left open. Ensure by a ceramic capacitor next to the pin.			
23	LGATE1		tput for Channel 1. Connect this pin to the gate of low-side MOSFET. he adaptive shoot-through protection circuitry to determine when the rned off.			

Pin Description (Cont.)


	PIN	FUNCTION
NO.	NAME	TONOTION
24	PHASE1	Switch Node for Channel 1. Connect this pin to the source of high-side MOSFET and the drain of the low-side MOSFET. This pin is used as sink for UGATT1 driver. This pin is also monitored by the adaptive shoot-through protection circuitry to determine when the high-side MOSFET has turned off. An Schottky diode between this pin and the ground is recommended to reduce negative transient voltage, which is common in a power supply system.
25	PGND	Power Ground for the low-side gate drivers. Connect this pin to the source of low-side MOSFETs. This pin is used as sink for LGATE1 and LGATE2 drivers.

Block Diagram




Typical Application Circuits

1. JTMA7098 PWM Converter With 8V Gate Drive



Typical Application Circuits (Cont.)

2. JTMA7098 PWM Converter With 12V Gate Drive



Function Description

VCC Linear Controller

The VCC linear-regulator controller is an analog gain block with an open-drain n-channel output. It drives an external NPN or N-channel MOSFET pass transistor with a 1k& (typical) pull-up resistor and senses the feedback voltage via VCC pin. The regulator uses a $1 \times F$ (minimum) ceramic output capacitor and is designed to deliver 100mA (at 8.5V) for VCC.


5VCC Linear Regulator

5VCC is the output terminal of the internal 5V linear regulator which regulates a 5V voltage on 5VCC by controlling an internal bypass transistor between VCC and 5VCC. The linear regulator powers the internal control circuitry and is stable with a low-ESR ceramic output capacitor. Bypass 5VCC to GND with a ceramic capacitor of at least 1∞F. Place the capacitor physically close to the IC to provide good noise decoupling. The linear regulator can also provide output current up to 20mA for external loads. The linear regulator with current-limit protection can protect itself during over-load or short-circuit conditions on 5VCC pin.

The 5VCC linear regulator stops regulating in Over-Temperature Protection. When the junction temperature is cooled by 50_°C, the 5VCC linear regulator starts to regulate the output voltage again.

5VCC Power-On-Reset (POR) and REFIN/EN (External Reference and Enable Input)

Figure 1 shows the power sequence. The JTMA7098 keeps monitoring the voltage on 5VCC pin to prevent wrong logic operations which may occur when 5VCC voltage is not high enough for the internal control circuitry to operate. The 5VCC POR has a rising threshold of 4.6V (typical) with 0.58V of hysteresis. After the 5VCC voltage exceeds its rising Power-On-Reset (POR) voltage threshold, the IC starts a start-up process and then ramps up the output voltage to the setting of output voltage. The 5VCC POR signal resets the fault latch, set by the under-voltage or over-current event, when the signal is at a low level.



When soft-start is initiated, the internal 10∞A current source starts to charge the capacitor. When the soft-start voltage across the soft-start capacitor reaches the enabled threshold about 0.8V (Vss_vt), the internal reference starts to rise and follows the soft-start voltage with converter operating at 150k/300k/400kHz PWM switching frequency. When output voltage rises to 87.5% of the regulation voltage, the power-ok is enabled. The soft-start time (from the moment of enabling the IC to the moment when VPOK goes high) can be expressed as the following equation:

$$T_{SS} = \frac{C_{SS} \cdot (V_{SS} \vee T + V_{REF} \cdot 0.875)}{I_{SS}}$$

where

Css= external soft-start capacitor

 V_{SS_VT} internal soft-start threshold voltage, is about 0.8V

V_{REF}= 0.6V or the voltage on the REFIN/EN pin I_{SS}= soft-start current=10∞A

During soft-start stage, the under-voltage protection is inhibited; however, the over-voltage and over-current protection functions are enabled. If the output capacitor has residue voltage before start-up, both lower and upper MOSFETs are in off-state until the internal soft-start voltage equals to the FB pin voltage. This will ensure the output voltage starts from its existing voltage level.

Reference Voltage Selection and Shutdown Control

The JTMA7098 features a reference selection function to use either internal 0.6V or external reference voltage. During the beginning of soft-start, the voltage on

Function Description (Cont.)

Reference Voltage Selection and Shutdown Control (Cont.)

REFIN/EN pin determines which reference voltage is used. If this REFIN/EN pin is driven by an external voltage ranged from 0.4V to 2V, the IC uses the VREFIN/EN voltage as reference voltage of the converter with soft-start control. If external reference is not available, connect this pin to 5VCC for internal 0.6V reference used. Once the internal or external reference is selected, the reference source is latched. Cycling the POR signal resets the latch.

The other function of REFIN/EN pin is used to enable or shut off the IC. Pulling the $V_{\text{REFIN/EN}}$ voltage below 0.4V (typical) shuts down the two-phase PWM controller. In the shutdown mode, the two-phase UGATE and LGATE signals are pulled to PHASE and PGND respectively, the output is floating.

Operation Phase Selection

The MODE pin programs single- or two- phase operation. It has a typical value for rising threshold of 0.8V, VMODE_THR, with 0.16V of hysteresis (0.64V), VMODE_THF. When the MODE pin voltage is higher than VMODE_THR, the device operates in single-phase; when the MODE pin voltage is lower than VMODE_THF and VIN2 supply voltage is above approximate 4V, the device operates in two-phase operation. This function makes the JTMA7098 ideally suitable for dual power input applications like PCIE interfaced graphic cards.

The figure 2 shows the power sources of the two channels. The input power of PWM1 converter is supplied by PCIE bus power and the input power of PWM2 converter is supplied by an external power. If the input power connector of PWM2 converter is not plugged into the socket before start-up, the internal V_{IN2} sensing circuit can sense the absence of V_{IN2} and set the IC to operate in single-phase mode with PWM2 disabled. When the IC operates in two-phase mode, it can switch the operating mode from two-phase to single-phase operation. Once operating in single-phase mode, the operation mode is latched. It is required to toggle SS, REFIN/EN, or 5VCC pin to reset the IC.




Figure 2. VIN2 Sensing Circuit

Over-Voltage Protection (OVP)

The over-voltage protection function monitors the output voltage through the FB pin. When the FB voltage increases over 125% of the reference voltage (V_R) due to the high-side MOSFET failure or other reasons, the overvoltage protection comparator designed with a 2 \propto s noise filter will force the low-side MOSFET gate drivers high. This action actively pulls down the output voltage and eventually attempts to trigger the over-current shutdown of an ATX power supply. As soon as the output voltage is within regulation, the OVP comparator is disengaged. The chip will restore its normal operation. When the OVP occurs, the REFOUT/POK will drop to low as well.

This OVP scheme only clamps the voltage overshoot, and does not invert the output voltage when otherwise activated with a continuously high output from low-side MOSFETs driver, which is a common problem for OVP schemes with a latch.

Under-Voltage Protection (UVP)

In the process of operation, when a short-circuit occurs, the output voltage will drop quickly. Before the over-current protection responds, the output voltage will fall out of the required regulation range. The under-voltage continually monitors the V_{FB} voltage after soft-start is completed. If a load step is strong enough to pull the output voltage lower than the under-voltage threshold, the IC shuts down converter's output. Cycling the 5VCC POR or REFIN/EN signal resets the fault latch and starts a start-up process. The under-voltage threshold is 50% of the nominal output voltage. The under-voltage comparator has a built-in 2∞ s noise filter to prevent the chips from wrong UVP shutdown being caused by noise.

Function Description (Cont.)

Over-Current Protection (OCP)

Figure 3 shows the circuit of sensing inductor current. Connecting a series resistor (R s) and a capacitor (C s) network in parallel with the inductor and measuring the voltage (Vc) across the capacitor can sense the inductor current.




Figure 3. Illustration of Inductor Current Sensing Circuit The equations of the sensing network are:

$$V_c(S) = V_L(S) \cdot \frac{1}{1 + SR_sC_s} = \frac{I_L(S) \cdot (SL + DCR)}{1 + SR_sC_s}$$

Take

$$RsCs = \frac{L}{DCR}$$

for example, if the above equation is true, the voltage across the capacitor $C_{\rm S}$ is equal to voltage drop across the inductor DCR, and the voltage $V_{\rm C}$ is proportional to the current $I_{\rm L}$. The sensing current through the resistor R2 can be expressed as the following equation:

$$lcs = \frac{I \cdot DCR}{R2}$$

where

Ics is the sensed current

I_L is the inductor current

DCR is the inductor resistance

R2 is the sense resistor

The JTMA7098 is a two-phase PWM controller; therefore, the IC has two sensed current parts, Ics₁ and Ics₂. When Ics₁ plus Ics₂ is greater than 120∞A, the over current occurs. In over-current protection, the IC shuts off the converter and then initials a new soft-start process. After 3 over-current events are counted, the device turns off both high-side and low-side MOSFETs and the converter's output is latched to be floating.

Current Sharing

The JTMA7098 uses inductor's DCRs and external networks to sense the both currents flowing through the inductors of the PWM1 and PWM2 channels. The current sharing circuit, with closed-loop control, uses the sensed currents to adjust the two-phase inductor currents. For example, if the sensed current of PWM1 is bigger than PWM2, the duty of PWM1 will decrease and the duty of PWM2 will increase. Then, the device will reduce IL1 current and increase IL2 current for current sharing.

DROOP

In some high current applications, a requirement on precisely controlled output impedance is imposed. This dependence of output voltage on load current is often termed droop regulation.

As shown in figure 4, the droop control block generates a voltage through external resistor R DROOP and then set the droop voltage. The droop voltage, VDROOP, is proportional to the total current in two channels. As shown in the following equation:

$$V_{DROOP} = 0.05 \cdot [(I_{CS1} + I_{CS2}) \cdot R_{DROOP}]$$

The V_{DROOP} voltage is used the regulator to adjust the output voltage, therefore, it is equal to the reference voltage minus the droop voltage.




Figure 4. Illustration of Droop Setting Function

Function Description (Cont.)

Over-Temperature Protection (OTP)

When the junction temperature increases above the rising threshold temperature T_{OTR} , the IC will enter the overtemperature protection state that suspends the PWM, which forces the LGATE and UGATE gate drivers to output low voltages and turns off the 5VCC linear regulator output. The thermal sensor allows the converters to start a start-up process and regulate the output voltage again after the junction temperature cools by 50_{\circ} C. The OTP is designed with a 50_{\circ} C hysteresis to lower the average T_{J} during continuous thermal overload conditions, which increases lifetime of the JTMA7098.

Application Information

Output Voltage Setting

The output voltage is adjustable from 0.6V to 2.5V with a resistor-divider connected with FB, AGND, and converter's output. Using 1% or better resistors for the resistor-divider is recommended. The output voltage is determined by:

$$Vout = 0.6 \cdot \left\lceil 1 \right\rceil + \frac{R \text{ TOP}}{R \text{GND}} \right)$$

Where 0.6 is the reference voltage, R_{TOP} is the resistor connected from converter's output to FB, and R_{GND} is the resistor connected from FB to the the AGND. Suggested R_{GND} is in the range from 1K to 20k&. To prevent stray pickup, locate resistors R_{TOP} and R_{GND} close to the JTMA7098.

PWM Compensation

The output LC filter of a step down converter introduces a double pole, which contributes with -40dB/decade gain slope and 180 degrees phase shift in the control loop. A compensation network among COMP, FB, and Vout should be added. The compensation network is shown in Figure 8. The output LC filters consists of the output inductors and output capacitors. For two-phase convertor, when assuming Vint=Vinz=Vin, L1=L2=L, the transfer function of the LC filter is given by:

$$GAINLC = \frac{1 + s \cdot ESR \cdot Cout}{s_2 \cdot \frac{1}{2}L \cdot Cout + s \cdot ESR \cdot Cout + 1}$$

The poles and zero of this transfer functions are:

$$FLC = \frac{1}{2 \cdot \Box \cdot \sqrt{\frac{1}{2}} L \cdot COUT}$$

$$FESR = \frac{1}{2 \cdot \Box \cdot FSR \cdot COUT}$$

The F_{LC} is the double-pole frequency of the two-phase LC filters, and F_{ESR} is the frequency of the zero introduced by the ESR of the output capacitors.




Figure 5. The Output LC Filter




Figure 6. Frequency Resopnse of the LC filters

The PWM modulator is shown in figure 7. The input is the output of the error amplifier and the output is the PHASE node. The transfer function of the PWM modulator is given by:

Figure 7. The PWM Modulator

The compensation network is shown in figure 8. It provides a close loop transfer function with the highest zero

www.jtmic.com

$$= \frac{-\frac{\sqrt{||\mathbf{R}||^2} ||\mathbf{R}||^2}{||\mathbf{R}||^2} ||\mathbf{R}||^2}{||\mathbf{R}||^2 + \frac{1}{||\mathbf{R}||^2} ||\mathbf{R}||^2}$$

$$= \frac{-\frac{\sqrt{||\mathbf{R}||^2} ||\mathbf{R}||^2}{||\mathbf{R}||^2} ||\mathbf{R}||^2}{||\mathbf{R}||^2 + \frac{1}{||\mathbf{R}||^2} ||\mathbf{R}||^2} ||\mathbf{R}||^2} \frac{||\mathbf{R}||^2}{||\mathbf{R}||^2} ||\mathbf{R}||^2}{||\mathbf{R}||^2} ||\mathbf{R}||^2} ||\mathbf{R}$$

PWM Compensation (Cont.)

The pole and zero frequencies of the transfer function




Figure 8. Compensation Network

The closed loop gain of the converter can be written as:

Figure 9. shows the asymptotic plot of the closed loop converter gain, and the following guidelines will help to design the compensation network. Using the below guidelines should give a compensation similar to the curve plotted. A stable closed loop has a -20dB/ decade slope and a phase margin greater than 45 degree.

- 1. Choose a value for R1, usually between 1K and 5K.
- 2. Select the desired zero crossover frequency

$$F_0 = (1/5 \sim 1/10) X F_{SW}$$

Use the following equation to calculate R2:

$$R2 = \frac{\text{Vosc} F}{\text{Vin}} R1$$

3. Place the first zero F_{Z1} before the output LC filter double pole frequency F_{LC} .

$$F_{Z1} = 0.75 X F_{LC}$$

Calculate the C2 by the equation:

$$C2 = \frac{1}{2 \cdot \Box \cdot R2 \cdot Flc \cdot 0.75}$$

4. Set the pole at the ESR zero frequency FESR:

Calculate the C1 by the following equation:

$$C1 = \frac{C2}{2 \cdot \Box \cdot R2 \cdot C2 \cdot Fesr \Box 1}$$

5. Set the second pole F_{P2} at the half of the switching frequency and also set the second zero F_{Z2} at the output LC filter double pole F_{LC} . The compensation gain should not exceed the error amplifier open loop gain, check the compensation gain at F_{P2} with the capabilities of the error amplifier.

$$F_{P2} = 0.5 \text{ X } F_{SW}$$

$$F_{Z2} = F_{LC}$$

Combine the two equations will get the following component calculations:

$$R3 = \frac{\frac{R1}{Fsw}}{\frac{2 \cdot Fic}{1}} \square 1$$

C3=
$$\frac{1}{\Box \cdot R3 \cdot Fsw}$$




Figure 9. Converter Gain and Frequency

Output Inductor Selection

The duty cycle (D) of a buck converter is the function of the input voltage and output voltage. Once an output voltage is fixed, it can be written as:

Output Inductor Selection (Cont.)

$$D = \frac{Vout}{Vini}$$

For two-phase converter, the inductor value (L) determines the sum of the two inductor ripple currents, $\Box I_{P-P}$, and affects the load transient reponse. Higher inductor value reduces the output capacitors'ripple current and induces lower output ripple voltage. The ripple current can be approxminated by:

$$\Box I_{P+P} = \begin{array}{c} V_{\text{IN}} - 2V_{\text{OUT}} \\ \hline F_{\text{SW}} \cdot L \end{array} \cdot \begin{array}{c} V_{\text{OUT}} \\ \hline V_{\text{IN}} \end{array}$$

Where F sw is the switching frequency of the regulator. Although the inductor value and frequency are increased and the ripple current and voltage are reduced, a tradeoff exists between the inductor's ripple current and the regulator load transient response time.

A smaller inductor will give the regulator a faster load transient response at the expense of higher ripple current. Increasing the switching frequency (F sw) also reduces the ripple current and voltage, but it will increase the switching loss of the MOSFETs and the power dissipation of the converter. The maximum ripple current occurs at the maximum input voltage. A good starting point is to choose the ripple current to be approximately 30% of the maximum output current. Once the inductance value has been chosen, select an inductor that is capable of carrying the required peak current without going into saturation. In some types of inductors, especially core that is made of ferrite, the ripple current will increase abruptly when it saturates. This results in a larger output ripple voltage.

Output Capacitor Selection

Output voltage ripple and the transient voltage deviation are factors that have to be taken into consideration when selecting output capacitors. Higher capacitor value and lower ESR reduce the output ripple and the load transient drop. Therefore, selecting high performance low ESR capacitors is recommended for switching regulator applications. In addition to high frequency noise related to MOSFET turn-on and turn-off, the output voltage ripple includes the capacitance voltage drop $\Box V_{COUT}$ and ESR voltage drop $\Box V_{ESR}$

caused by the AC peak-to-peak sum of the inductor's current. The ripple voltage of output capacitors can be represented by:

These two components constitute a large portion of the total output voltage ripple. In some applications, multiple capacitors have to be paralleled to achieve the desired ESR value. If the output of the converter has to support another load with high pulsating current, more capacitors are needed in order to reduce the equivalent ESR and suppress the voltage ripple to a tolerable level. A small decoupling capacitor in parallel for bypassing the noise is also recommended, and the voltage rating of the output capacitors are also must be considered.

To support a load transient that is faster than the switching frequency, more capacitors are needed for reducing the voltage excursion during load step change. For getting same load transient response, the output capacitance of two-phase converter only needs around half of output capacitance of single-phase converter.

Another aspect of the capacitor selection is that the total AC current going through the capacitors has to be less than the rated RMS current specified on the capacitors in order to prevent the capacitor from overheating.

Input Capacitor Selection

Use small ceramic capacitors for high frequency decoupling and bulk capacitors to supply the surge current needed each time high-side MOSFET turns on. Place the small ceramic capacitors physically close to the MOSFETs and between the drain of high-side MOSFET and the source of low-side MOSFET.

The important parameters for the bulk input capacitor are the voltage rating and the RMS current rating. For reliable operation, select the bulk capacitor with voltage and current ratings above the maximum input voltage and largest RMS current required by the circuit. The capacitor voltage rating should be at least 1.25 times greater than the maximum input voltage and a voltage rating of 1.5 times is a conservative guideline. For two-phase converter, the

Input Capacitor Selection (Cont.)

RMS current of the bulk input capacitor is roughly calculated as the following equation:

$$I_{RMS} = \frac{I_{OUT}}{2} \cdot 2 \cancel{D} \oplus (1-2D)$$

For a through hole design, several electrolytic capacitors may be needed. For surface mount design, solid tantalum capacitors can be used, but caution must be exercised with regard to the capacitor surge current rating.

MOSFET Selection

The JTMA7098 requires two N-Channel power MOSFETs on each phase. These should be selected based upon R_{DS(ON)}, gate supply requirements, and thermal management requirements.

In high-current applications, the MOSFET power dissipation, package selection, and heatsink are the dominant design factors. The power dissipation includes two loss components, conduction loss, and switching loss. The conduction losses are the largest component of power dissipation for both the high-side and the lowside MOSFETs. These losses are distributed between the two MOSFETs according to duty factor (see the equations below). Only the high-side MOSFET has switching losses since the low-side MOSFETs body diode or an external Schottky rectifier across the lower MOSFET clamps the switching node before the synchronous rectifier turns on. These equations assume linear voltagecurrent transitions and do not adequately model power loss due the reverse-recovery of the low-side MOSFET body diode. The gate-charge losses are dissipated by the JTMA7098 and don't heat the MOSFETs. However, large gate-charge increases the switching interval, tsw which increases the high-side MOSFET switching losses. Ensure that all MOSFETs are within their maximum junction temperature at high ambient temperature by calculating the temperature rise according to package thermal-resistance specifications. A separate heatsink may be necessary depending upon MOSFET power, package type, ambient temperature and air flow. For the high-side and low-side MOSFETs, the losses are approximately given by the following equations:

$$\begin{split} P_{\text{high-side}} &= I_{\text{OUT}} \underbrace{(1 + TC)(R_{\text{DS(ON)}})D + (0.5)(I_{\text{OUT}})(V_{\text{IN}})(I_{\text{SW}})F_{\text{SW}}}^{2} \\ P_{\text{low-side}} &= I_{\text{OUT}} \underbrace{(1 + TC)(R_{\text{DS(ON)}})(1 - D)}^{2} \end{split}$$

where

I is the load current

 $\overset{\text{out}}{TC}$ is the temperature dependency of $R_{\text{DS(ON)}}$

Fsw is the switching frequency

tsw is the switching interval

D is the duty cycle

Note that both MOSFETs have conduction losses while the high-side MOSFET includes an additional transition loss. The switching interval, t sw, is the function of the reverse transfer capacitance C_{RSS} . The (1+TC) term is a factor in the temperature dependency of the $R_{DS(ON)}$ and can be extracted from the " $R_{DS(ON)}$ vs. Temperature" curve of the power MOSFET.

Layout Consideration

In any high switching frequency converter, a correct layout is important to ensure proper operation of the regulator. With power devices switching at higher frequency, the resulting current transient will cause voltage spike across the interconnecting impedance and parasitic circuit elements. As an example, consider the turn-off transition of the PWM MOSFET. Before turn-off condition, the MOSFET is carrying the full load current. During turn-off, current stops flowing in the MOSFET and is freewheeling by the low side MOSFET and parasitic diode. Any parasitic inductance of the circuit generates a large voltage spike during the switching interval. In general, using short and wide printed circuit traces should minimize interconnecting impedances and the magnitude of voltage spike. Besides, signal and power grounds are to be kept separating and finally combined using ground plane construction or single point grounding. The best tie-point between the signal ground and the power ground is at the negative side of the output capacitor on each channel, where there is less noise. Noisy traces beneath the IC are not recommended. Figure 10. illustrates the layout, with bold lines indicating high current paths; these traces must be short and wide. Components along the bold lines should be placed lose together. Below is a checklist for your layout:

Layout Consideration (Cont.)

- Keep the switching nodes (UGATEx, LGATEx, BOOTx, and PHASEx) away from sensitive small signal nodes since these nodes are fast moving signals. Therefore, keep traces to these nodes as short as possible and there should be no other weak signal traces in parallel with theses traces on any layer.
- The signals going through theses traces have both high dv/dt and high di/dt with high peak charging and discharging current. The traces from the gate drivers to the MOSFETs (UGATEx and LGATEx) should be short and wide.
- Place the source of the high-side MOSFET and the drain of the low-side MOSFET as close as possible. Minimizing the impedance with wide layout plane between the two pads reduces the voltage bounce of the node. In addition, the large layout plane between the drain of the MOSFETs (V_{IN} and PHASEx nodes) can get better heat sinking.
- For experiment result of accurate current sensing, the current sensing components are suggested to place close to the inductor part. To avoid the noise interference, the current sensing trace should be away from the noisy switching nodes.
 - -4Decoupling capacitors, the resistor-divider, and boot capacitor should be close to their pins. (For example, place the decoupling ceramic capacitor close to the drain of the high-side MOSFET as close as possible).
- The input bulk capacitors should be close to the drain
 of the high-side MOSFET, and the output bulk capacitors should be close to the loads. The input capacitor's ground should be close to the grounds of the
 output capacitors and low-side MOSFET.
- Locate the resistor-divider close to the FB pin to minimize the high impedance trace. In addition, FB pin traces can't be close to the switching signal traces (UGATEX, LGATEX, BOOTX, and PHASEX).





Figure 10. Layout Guidelines


Package Information

QFN4x4-24A



S	QFN4x4-24A				
S≻MBO_	MILLIME	TERS	INCHES		
Ö	MIN.	MAX.	MIN.	MAX.	
Α	0.70	0.80	0.028	0.032	
A1	0.00	0.05	0.000	0.002	
А3	0.20	REF	0.008	REF	
b	0.18	0.30	0.008	0.012	
D	3.90	4.10	0.154	0.161	
D2	2.00	2.50	0.079	0.098	
Е	3.90	4.10	0.154	0.161	
E2	2.00	2.50	2.50 0.079		
е	0.50 BSC		0.020	BSC	
L	0.35	0.45	0.014	0.018	
K	0.20		0.008		
К	0.0	8	0.0	03	

Carrier Tape & Reel Dimensions



Application	Α	Н	T1	С	d	D	W	E1	F
QFN4x4-24A	330.0±2.00	50 MIN.	12.4+2.00 -0.00	13.0+0.50 -0.20	1.5 MIN.	20.2 MIN.	12.0±0.30	1.75±0.10	5.5±0.05
	P0	P1	P2	D0	D1	Т	A0	В0	K0
	4.0±0.10	8.0±0.10	2.0±0.05	1.5+0.10 -0.00	1.5 MIN.	0.6+0.00 -0.40	4.30±0.20	4.30±0.20	1.30±0.20


(mm)

Devices Per Unit


Package Type	Unit	Quantity
QFN4x4-24A	Tape & Reel	3000

Taping Direction Information

QFN4x4-24A



Classification Profile



Classification Reflow Profiles

Sn-Pb Eutectic Assembly	Pb-Free Assembly
100 °C 150 °C 60-120 seconds	150 °C 200 °C 60-120 seconds
3 °C/second max.	3°C/second max.
183 °C 60-150 seconds	217 °C 60-150 seconds
See Classification Temp in table 1	See Classification Temp in table 2
20** seconds	30** seconds
6 °C/second max.	6 °C/second max.
6 minutes max.	8 minutes max.
	100 °C 150 °C 60-120 seconds 3 °C/second max. 183 °C 60-150 seconds See Classification Temp in table 1 20** seconds 6 °C/second max.

^{*} Tolerance for peak profile Temperature (Tp) is defined as a supplier minimum and a user maximum.

Table 1. SnPb Eutectic Process – Classification Temperatures (Tc)

Package Thickness	Volume mm ³ <350	Volume mm ³ ε350
<2.5 mm	235 °C	220 °C
ε2.5 mm	220 °C	220 °C

Table 2. Pb-free Process – Classification Temperatures (Tc)

Package Thickness	Volume mm ³ <350	Volume mm ³ 350-2000	Volume mm ³ >2000
<1.6 mm	260 °C	260 °C	260 °C
1.6 mm – 2.5 mm	260 °C	250 °C	245 °C
ε2.5 mm	250 °C	245 °C	245 °C

Reliability Test Program

Test item	Method	Description
SOLDERABILITY	JESD-22, B102	5 Sec, 245°C
HOLT	JESD-22, A108	1000 Hrs, Bias @ 125°C
PCT	JESD-22, A102	168 Hrs, 100%RH, 2atm, 121°C
TCT	JESD-22, A104	500 Cycles, -65°C~150°C
НВМ	MIL-STD-883-3015.7	VHBM≧2KV
MM	JESD-22, A115	VMM≧200V
Latch-Up	JESD 78	10ms, 1tr≧100mA

^{**} Tolerance for time at peak profile temperature (t_p) is defined as a supplier minimum and a user maximum.

Customer Service