5V to 12V Single Buck Voltage Mode PWM Controller

Features

- Wide 5V to 12V Supply Voltage
- Power-On-Reset Monitoring on VCC
- Excellent Output Voltage Regulations
 - 0.8V Internal Reference
 - ±1% Over Temperature Range
- Integrated Soft-Start
- Voltage Mode PWM Operation with External Compensation
- Up to 90% Duty Ratio for Fast Transient Response
- Constant Switching Frequency
 - 300kHz ±10%
- Integrated Bootstrap Forward P-CH MOSFET
- Drive Dual Low Cost N-MOSFETs with Adaptive Dead Time Control
- 50% Under-Voltage Protection
- 125% Over-Voltage Protection
- Adjustable Over-Current Protection Threshold
 - Using the RDS(ON) of Low-Side MOSFET
- Shutdown Control by COMP
- Power Good Monitoring
- TDFN3x3-10 Package
- Lead Free and Green Devices Available (RoHS Compliant)

General Description

The JTMA8723 is a voltage mode, fixed 300kHz switching frequency, synchronous buck converter. The JTMA8723 allows wide input voltage that is either a single 5V~12V or two supply voltage(s) for various applications. The power-on-reset (POR) circuit monitors the VCC supply voltage to prevent wrong logic controls. A built-in soft-start circuit prevents the output voltages from overshoot as well as limits the input current. An internal 0.8V temperature-compensated reference voltage with high accuracy is designed to meet the requirement of low output voltage applications. The JTMA8723 provides excellent output voltage regulations against load current variation. JTMA8723 is built in reference voltage offset function for applications that require adjusting supply voltage. The controller's over-current protection monitors the output current by using the voltage drop across the RDS(ON) of low-side MOSFET, eliminating the need for a current sensing resistor that features high efficiency and low cost. In addition, the JTMA8723 also integrates excellent protection functions, The over-voltage protection (OVP), undervoltage protection (UVP) and over-temperature protection (OTP). OVP circuit which monitors the FB voltage to prevent the PWM output from over voltage, and UVP circuit which monitors the FB voltage to prevent the PWM output from under voltage or short circuit. OTP circuit which monitors the junction temperature to prevent over-heating conditions.


The JTMA8723 is available in TDFN3x3-10 package.

Applications


- Graphic Cards
- DSL, Switch HUB
- Wireless Lan
- Notebook Computer
- Mother Board
- LCD Monitor/TV

JIATAIMU reserves the right to make changes to improve reliability or manufacturability without notice, and advise customers to obtain the latest version of relevant information to verify before placing orders.

Simplified Application Circuit




Ordering and Marking Information



Note: JIATAIMU lead-free products contain molding compounds/die attach materials and 100% matte tin plate termination finish; which are fully compliant with RoHS. JIATAIMU lead-free products meet or exceed the lead-free requirements of IPC/JEDEC J-STD-020D for MSL classification at lead-free peak reflow temperature. JIATAIMU defines "Green" to mean lead-free (RoHS compliant) and halogen free (Br or Cl does not exceed 900ppm by weight in homogeneous material and total of Br and Cl does not exceed 1500ppm by weight).

Pin Configuration



Absolute Maximum Ratings (Note 1)

Symbol	Parameter	Rating	Unit	
Vvcc	VCC Supply Voltage (VCC to GND)		-0.3 ~ 16	V
	BOOT Supply Voltage (BOOT to PHASE)		-0.3 ~ 16	V
Vвоот	BOOT Supply Voltage (BOOT to GND)	> 40ns	-0.3 ~ 32	V
	BOOT Supply Voltage (BOOT to GND)	< 40ns	-0.3 ~ 40	V
Vugate	UGATE Voltage (UGATE to PHASE)	> 40ns	-0.3 ~ Vвоот+0.3	V
VUGATE	COATE Vollage (COATE TOT TIACE)	< 40ns	-5 ~ Vвоот + 5	V
VLGATE	/LGATE LGATE Voltage (LGATE to GND)	> 40ns	-0.3 ~ Vvcc+0.3	V
VLGATE	LOATE VOILAGE (LOATE to OND)	< 40ns	-5 ~ Vvcc+5	V
VPHASE	PHASE Voltage (PHASE to GND)	> 40ns	-0.3 ~ 16	V
VFRASE	Trivior voltage (Trivior to CND)	< 40ns	-5 ~ 30	V
	FB and COMP to GND	<u>.</u>	-0.3 ~ 7	V
	POK to GND		-0.3~Vcc+0.3	V
TJ	Maximum Junction Temperature		150	°C
Тѕтс	Storage Temperature		-65 ~ 150	°C
Tsdr	Maximum Lead Soldering Temperature, 10 Seconds	i	260	°C

Note1: Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Thermal Characteristics

Symbol	Parameter	Typical Value	Unit
AL	Thermal Resistance -Junction to Ambient (Note 2) TDFN3x3-10	55	°C/W

Note 2: \(\(\text{J}_A\) is measured with the component mounted on a high effective thermal conductivity test board in free air.

Recommended Operating Conditions (Note 3)

Symbol	Parameter	Range	Unit
Vin	VIN Supply Voltage	4 ~ 13.2	V
Vvcc	VCC Supply Voltage	4.5 ~ 13.2	V
Vоит	Converter Output Voltage	0.8 ~ 5	V
Іоит	Converter Output Current	0 ~ 25	Α
TA	Ambient Temperature	-40 ~ 85	°C
TJ	Junction Temperature	-40 ~ 125	°C

Note 3: Refer to the application circuit for further information.

JTMA8723

Electrical Characteristics

Refer to the typical application circuit. These specifications apply over $V_{\text{vcc}} = 12V$, $T_{\text{A}} = -40^{\circ}\text{C}$ to 85°C, unless otherwise noted. Typical values are at $T_{\text{A}} = 25^{\circ}\text{C}$.

Symbol	Parameter	Test Conditions	APW8723			Unit	
Зуппоот	raiameter rest conditions		Min.	Тур.	Max.]	
INPUT SU	IPPLY VOLTAGE AND CURRENT			I		I	
Ivcc	VCC Supply Current (Shutdown Mode)	UGATE and LGATE open; COMP=GND	-	-	550	∞A	
	VCC Supply Current	UGATE and LGATE open	-	2	3	mA	
POWER-0	ON-RESET(POR)						
	Rising VCC POR Threshold		3.8	4.1	4.4	V	
	VCC POR Hysteresis		0.3	0.5	0.6	V	
OSCILLA	TOR		•				
Fosc	Oscillator Frequency		270	300	330	kHz	
□Vosc	Oscillator Sawtooth Amplitude (Note 4)	(1.2V~2.7V typical)	-	1.5	-	V	
Dмах	Maximum Duty Cycle		-	-	90	%	
REFEREN	ICE		•	•	•	•	
V _{REF}	Reference Voltage	T _A = -40 ~ 85°C	0.792	0.8	0.808	V	
ERROR A	MPLIFIER		•	•	•	•	
gm	Transconductance (Note 4)		-	667	-	uA/V	
	Open-Loop Bandwidth (Note 4)	R _L = 10k&, C _L = 10pF	-	20	-	MHz	
	FB Input Leakage Current	V _{FB} = 0.8V	-	-	0.1	«Α	
	Maximum COMP Source Current	Vcomp=2V		200		uA	
	Maximum COMP Sink Current	Vcomp=2V		200		uA	
GATE DR	IVERS						
	High-side Gate Driver Source Current	VBOOT-GND= 12V, VUGATE-PHASE = 6V	-	1.0	-	Α	
	High-side Gate Driver Sink Current	VBOOT-GND= 12V, VUGATE-PHASE = 6V	-	1.1	-		
	Low-side Gate Driver Source Current	Vvcc = 12V, VLGATE-GND = 6V	-	1.8	-	Α	
	Low-side Gate Driver Sink Current	Vvcc = 12V, VLGATE-GND = 6V	-	2.0	-		
TD	Dead-time (Note 4)		-	30	-	ns	
PROTECT	TIONS						
V _{FB_UV}	FB Under-Voltage Protection Trip Point	Percentage of VoFs	45	50	55	%	
	Under-Voltage Debounce Interval		-	2	-	∝s	
V _{FB_OV}	FB Over-Voltage Protection Rising Threshold	V _{FB} rising	120	125	130	%	
	FB Over-Voltage Protection Hysteresis	V _{FB} falling	-	20	-	%	
	Over-Voltage Debounce Interval		-	2	-	∝s	
	OCP setting Range	Vocset=locset×Rocset	55	-	600	mV	
Vocp_max	Built-in Maximum OCP Voltage		621	690	759	mV	


Electrical Characteristics (Cont.)


Refer to the typical application circuit. These specifications apply over $V_{\text{VCC}} = 12V$, $T_{\text{A}} = -40^{\circ}\text{C}$ to 85°C, unless otherwise noted. Typical values are at $T_{\text{A}} = 25^{\circ}\text{C}$.

Symbol	Parameter Test Conditions	Test Conditions		APW8723	3	Unit
Symbol	i arameter	rest conditions	Min.	Тур.	Max.	Oilit
PROTEC	TIONS (cont.)			_		
locset	OCSET Current Source		9	10	11	∝A
	Over-Temperature Protection Threshold		-	140	-	°C
	Hysteresis		-	40	-	°C
SOFT-ST	ART			_		
Tss	Internal Soft-Start Interval (Note 4)	Vouт from 0% to 90% Regulation	-	2	-	ms
COMP VO	DLTAGE			_		
VDISABLE	Shutdown Threshold of VCOMP		-	-	0.4	V
OFS FUN	CTION					
	REFOUT current limiting	Only sourcing	-	2	-	mA
	OFS setting range		0.4	-	3	V
POWER (GOOD (Only for TDFN3×3-10 Package)					
Ірок	POK Leakage Current	VPOK=5V	-	0.1	1	∞A
VPOK	POK Threshold	VFB is from low to target value (POK Goes High)	85	90	95	%
VIFOR	1 OK IIIIeshold	VFB Falling, POK Goes Low	45	50	55	%
		VFB Rising, POK Goes Low	120	125	130	%
	POK Delay Time	Vref=90% regulation to POK goes high	-	1.5	-	ms


Note 4: Guaranteed by design, not production tested.


Typical Operating Characteristics






Switching Frequency vs. Junction








Operating Waveforms


Refer to the typical application circuit. The test condition is V_{IN}=12V, T_A= 25_oC unless otherwise specified.

Power On




CH1: V_{IN}, 5V/Div CH2: V_{OUT}, 1V/Div CH3: V_{UGATE}, 10V/Div TIME: 1ms/Div

Power Off




CH1: V_{IN}, 5V/Div CH2: V_{OUT}, 1V/Div CH3: V_{UGATE}, 10V/Div TIME: 50ms/Div

Enable



CH1: VCOMP, 1V/Div CH2: VOUT, 1V/Div CH3: VUGATE, 10V/Div TIME: 1ms/Div

Shutdown




CH1: VCOMP, 1V/Div CH2: VOUT, 1V/Div CH3: VUGATE, 10V/Div TIME: 1ms/Div

Operating Waveforms


Refer to the typical application circuit. The test condition is V_{IN}=12V, T_A= 25₀C unless otherwise specified.

Over-Current Protection




CH1: Vout, 1V/Div CH2: VPHASE,10V/Div CH3: IL,10A/Div TIME: 10us/Div

Under-Voltage Protection




CH1: Vout, 1V/Div CH2: I⊾,10A/Div TIME: 1ms/Div

UGATEFalling



CH1: VUGATE, 20V/Div CH2: VLGATE, 10V/Div CH3: VPHASE, 10V/Div TIME: 20ns/Div

UGATERising




CH1: Vugate, 20V/Div CH2: Vlgate, 10V/Div CH3: Vphase, 10V/Div TIME: 20ns/Div

Operating Waveforms


Refer to the typical application circuit. The test condition is $V_{IN}=12V$, $T_A=25$ ₀C unless otherwise specified.

Power OK



CH1: Vout, 1V/Div CH2: Рок, 5V/Div TIME: 1ms/Div

Load Transient




CH1: Vout, 50mV/Div,AC CH2: Iout, 5A/Div TIME: 200us/Div

JTMA8723


Pin Description

PIN]				
NO.	NAME	FUNCTION			
TDFN3x3-10	NAME				
1	воот	This pin provides the bootstrap voltage to the high-side gate driver for driving the N-channel MOSFET. An external capacitor (0.1∞F at least) from PHASE to BOOT, an internal switch generates the bootstrap voltage for the high-side gate driver (UGATE).			
2	UGATE	High-side Gate Driver Output. This pin is the gate driver for high-side MOSFET.			
3	PHASE	This pin is the return path for the high-side gate driver. Connecting this pin to the high-side MOSFET source and connect a capacitor to BOOT for the bootstrap voltage. This pin is also used to monitor the voltage drop across the low-side MOSFET for over-current protection.			
4	LGATE/ OCSET	Low-side Gate Driver Output and Over-Current Setting Input. This pin is the gate driver for low-side MOSFET. It also used to set the maximum inductor current. Refer to the section in "Function Description" for detail.			
5	VCC	Power Supply Input. Connect a nominal 5V to 12V power supply voltage to this pin. A power-on reset function monitors the input voltage at this pin. It is recommended that a decoupling capacitor (1xF to 10xF) be connected to GND for noise decoupling.			
6	FB	Feedback Input of Converter. The converter senses feedback voltage via FB and regulates the FB voltage at 0.8V. Connecting FB with a resistor-divider from the output sets the output voltage of the converter.			
7	СОМР	This is a multiplexed pin. During soft-start and normal converter operation, this pin represents the output of the error amplifier. It is used to compensate the regulation control loop in combination with the FB pin. Pulling COMP low (VDISABLE = 0.4V max.) will shut down the controller. When the pull-down device is released, the COMP pin will start to rise. When the COMP pin rises above the VDISABLE trip point, the APW8723 will begin a new initialization and soft-start cycle.			
8	РОК	POK is an open drain output used to indicate the status of the output voltage. Connect the POK pin to 5 to 12V through a pull-high resistor.			
9	OFS	Reference Voltage Offset Setting. Must connect this pin to REFOUT pin through a resister when APW8723 is used. Operated an installation that can make bi-direction current flow within limits to develop a positive and negative voltage difference between OFS pin and REFOUT pin, then the APW8723 can adjust reference voltage.			
10	REFOUT	0.8V Reference Output. Bypass to GND with a capacitor (0.01∞F to 0.1∞F).			
11 (Exposed Pad)	GND	Signal and Power ground. Connect this pad to the system ground plan for good thermal conductivity.			

Block Diagram



Typical Application Circuit



Function Description

Power-On-Reset (POR)

The Power-On-Reset (POR) function of JTMA8723 continually monitors the input supply voltage (VCC) and ensures that the IC has sufficient supply voltage and can work well. The POR function initiates a soft-start process while the VCC voltage just exceeds the POR threshold; the POR function also inhibits the operations of the IC while the VCC voltage falls below the POR threshold.

Soft-Start

The JTMA8723 builds in a soft-start function about 2ms (Typ.) interval, which controls the output voltage rising as well as limiting the current surge at the start-up. During soft-start, an internal ramp voltage connected to the one of the positive inputs of the error amplifier replaces the reference voltage (0.8V typical) until the ramp voltage reaches the reference voltage. The soft-start circuit interval is shown as figure 1.




Figure 1. Soft-Start Interval

Over-Current Protection of the PWM Converter

The over-current function protects the switching converter against over-current or short-circuit conditions. The controller senses the inductor current by detecting the drainto-source voltage which is the product of the inductor's current and the on-resistance of the low-side MOSFET during it's on-state. This method enhances the converter's efficiency and reduces cost by eliminating a current sensing resistor required.

A resistor (Rocset), connected from the LGATE/OCSET to GND, programs the over-current trip level. Before the IC initiates a soft-start process, an internal current source, locset (10° A typical), flowing through the Rocset develops a voltage (Vrocset) across the Rocset. The device holds Vrocset and stops the current source locset during normal operation. When the voltage across the low-side MOSFET exceeds the Vrocset, the JTMA8723 turns off the high side and low-side MOSFET, and the device will enter hiccup mode until the over-current phenomenon is released.

The JTMA8723 has an internal OCP voltage, Vocp_MAX, and the value is 0.621V(minmum). When the Rocset x locset exceed 0.621V or the Rocset is floating or not connected, the VROCSET will be the default value 0.621V. The over current threshold would be 0.621V across low-side MOSFET. The threshold of the valley inductor current limit is therefore given by:

$$|| \text{LIMIT} = \frac{|| \text{OCSET} \cdot \text{ROCSET}||}{|| \text{RDS(ON)}|| \text{(low } \square \text{ side)}|}$$

For the over-current is never occurred in the normal operating load range, the variation of all parameters in the above equation should be considered:

- The R_{DS(ON)} of low-side MOSFET is varied by temperature and gate to source voltage. Users should determine the maximum R_{DS(ON)} by using the manufacturer's datasheet.
- The minimum l_{OCSET} ($9\infty A$) and minimum R_{OCSET} should be used in the above equation.
- Note that the ILIMIT is the current flow through the lowside MOSFET; ILIMIT must be greater than valley inductor current which is output current minus the half of inductor ripple current.

$$ILIMIT > IOUT(MAX) \square \frac{\square I}{2}$$

Where $\Box I =$ output inductor ripple current

 The overshoot and transient peak current also should be considered.

Function Description (Cont.)

Under-Voltage Protection

The under-voltage function monitors the voltage on FB (V_{FB}) by Under-Voltage (UV) comparator to protect the PWM converter against short-circuit conditions. When the V_{FB} falls below the falling UVP threshold (50% V_{REF}), a fault signal is internally generated and the device turns off high-side and low-side MOSFETs. The device will enters hiccup mode until the UVP is released.

Over-Voltage Protection (OVP)

The over-voltage protection monitors the FB voltage to prevent the output from over-voltage condition. When the output voltage rises above 125% of the nominal output voltage, the JTMA8723 turns off the high-side MOSFET and turns on the low-side MOSFET until the output voltage falls below 105%, the OVP comparator is disengaged and both high-side and low-side drivers turn off. This OVP scheme only clamps the voltage overshoot and does not invert the output voltage when otherwise activated with a continuously high output from low-side MOSFET driver. It's a common problem for OVP schemes with a latch. Once an over-voltage fault condition is set, it can be reset by releasing COMP or toggling VCC power-on-reset signal.

Over-Temperature Protection (OTP)

When the junction temperature increases above the rising threshold temperature TOTR, the IC will enter the over-temperature protection state that suspends the PWM, which forces the UGATE and LGATE gate drivers output low. The thermal sensor allows the converters to start a start-up process and regulate the output voltage again after the junction temperature cools by 40°C. The OTP is designed with a 40°C hysteresis to lower the average TJ during continuous thermal overload conditions, which increases lifetime of the JTMA8723.

Shutdown and Enable

The JTMA8723 can be shut down or enabled by pulling low the voltage on COMP. The COMP is a dual-function pin. During normal operation, this pin represents the output of the error amplifier. It is used to compensate the regulation control loop in combination with the FB pin. Pulling the COMP low (VDISABLE = 0.4V maximum) places

the controller into shutdown mode which UGATE and LGATE are pulled to PHASE and GND respectively. When the pull-down device is released, the COMP voltage will start to rise. When the COMP voltage rises above the V_{DISABLE} threshold, the JTMA8723 will begin a new initialization and soft-start process.

Adaptive Shoot-Through Protection of the PWM Converter

The gate drivers incorporate an adaptive shoot-through protection to prevent high-side and low-side MOSFETs from conducting simultaneously and shorting the input supply. This is accomplished by ensuring the falling gate has turned off one MOSFET before the other is allowed to rise.

During turn-off the low-side MOSFET, the LGATE voltage is monitored until it is below 1.5V threshold, at which time the UGATE is released to rise after a constant delay. During turn-off of the high-side MOSFET, the UGATE-to-PHASE voltage is also monitored until it is below 1.5V threshold, at which time the LGATE is released to rise after a constant delay.

Reference Voltage Offset Functionr

For some special applications like over-clocking Purpose or variety output voltage choice, the JTMA8723 can provide reference voltage offset function to support these applications. It must connect OFS pin to REFOUT pin through a resister (Roffset) when JTMA8723 is used. Operated an installation that can make bi-direction current flow within limits to develop a positive and negative voltage difference between OFS pin and REFOUT pin, then the JTMA8723 can adjust reference voltage. It is determined by:

 $V_{OFS} = V_{REFOUT} \pm (I_{OFFSET} \cdot R_{OFFSET})$

When this function is inhibited, the R $_{\text{OFFSET}}$ should be short to ensure that V_{OFS} equals V_{REFOUT} .

Application Information

Output Voltage Selection

The output voltage can be programmed with a resistive divider. Use 1% or better resistors for the resistive divider is recommended. The FB pin is the inverter input of the error amplifier, and the reference voltage is 0.8V. The output voltage is determined by:

Vout =
$$0.8 \cdot \left[\begin{array}{c} \\ 1 \\ 1 \end{array} + \begin{array}{c} \frac{R_1}{R_2} \end{array} \right]$$

Where R1 is the resistor connected from Vout to FB and R2 is the resistor connected from FB to the GND.

Output Capacitor Selection

The selection of C_{OUT} is determined by the required effective series resistance (ESR) and voltage rating rather than the actual capacitance requirement. Therefore, selecting high performance low ESR capacitors is intended for switching regulator applications. In some applications, multiple capacitors have to be paralleled to achieve the desired ESR value. If tantalum capacitors are used, make sure they are surge tested by the manufactures. If in doubt, consult the capacitors manufacturer.

Input Capacitor Selection

The input capacitor is chosen based on the voltage rating and the RMS current rating. For reliable operation, select the capacitor voltage rating to be at least 1.3 times higher than the maximum input voltage. The maximum RMS current rating requirement is approximately lout/2 where lout is the load current. During power up, the input capacitors have to handle large amount of surge current. If tantalum capacitors are used, make sure they are surge tested by the manufactures. If in doubt, consult the capacitors manufacturer.

For high frequency decoupling, a ceramic capacitor between $0.1 \infty F$ to $1 \infty F$ can connect between VCC and ground pin.

Inductor Selection

The inductance of the inductor is determined by the output voltage requirement. The larger the inductance, the lower the inductor's current ripple. This will translate into

lower output ripple voltage. The ripple current and ripple voltage can be approximated by:

$$\mbox{IRIPPLE} = \quad \frac{\mbox{Vin} \; \square \; \mbox{Vout} \quad \mbox{V}}{\mbox{Fsw} \cdot \mbox{L}} \cdot \mbox{$\frac{\mbox{Out}}{\mbox{Vin}}$}$$

where Fs is the switching frequency of the regulator.

$$\Box V_{OUT} = I_{RIPPLE} \times ESR$$

A tradeoff exists between the inductor's ripple current and the regulator load transient response time. A smaller inductor will give the regulator a faster load transient response at the expense of higher ripple current and vice versa. The maximum ripple current occurs at the maximum input voltage. A good starting point is to choose the ripple current to be approximately 30% of the maximum output current.

Once the inductance value has been chosen, selecting an inductor is capable of carrying the required peak current without going into saturation. In some types of inductors, especially core that is make of ferrite, the ripple current will increase abruptly when it saturates. This will result in a larger output ripple voltage.

Compensation

The output LC filter of a step down converter introduces a double pole, which contributes with -40dB/decade gain slope and 180 degrees phase shift in the control loop. A compensation network between COMP pin and ground should be added. The simplest loop compensation network is shown in Figure 5.

The output LC filter consists of the output inductor and output capacitors. The transfer function of the LC filter is given by:

$$\mathsf{GAINLC} = \begin{array}{c} 1 + s \cdot \mathsf{ESR} \cdot \mathsf{Cout} \\ \hline s_2 \cdot \mathsf{L} \cdot \mathsf{Cout} + s \cdot \mathsf{ESR} \cdot \mathsf{Cout} + 1 \end{array}$$

The poles and zero of this transfer function are:

$$\text{FLC} = \frac{1}{2 \cdot \square \cdot \text{L} \cdot \text{C}_{\text{OUT}} }$$

$$\text{FESR} = \frac{1}{2 \cdot \square \cdot \text{ESR} \cdot \text{C}_{\text{OUT}} }$$

The FLC is the double poles of the LC filter, and FESR is the zero introduced by the ESR of the output capacitor.

Application Information (Cont.)

Compensation (Cont.)




Figure 2. The Output LC Filter




Figure 3. The LC Filter Gain & Frequency

The PWM modulator is shown in Figure 4. The input is the output of the error amplifier and the output is the PHASE node. The transfer function of the PWM modulator is given by:




Figure 4. The PWM Modulator

The compensation circuit is shown in Figure 5. R2 and C2 introduce a zero and C1 introduces a pole to reduce the switching noise. The transfer function of error amplifier is given by:

$$\begin{split} \text{GAIN AMP} &= gm \cdot Z_0 = gm \cdot |\lceil \lceil \frac{L}{R2} + \frac{W}{sC2} \frac{1}{V} \frac{1}{sC1} \rceil \\ &= gm \cdot \frac{\frac{L}{s + \frac{1}{R2} C2} \frac{1}{C2}}{s \cdot \lceil s + \frac{1}{S} \frac{1}{S} \frac{1}{C2}} \frac{1}{V} \cdot C1 \end{split}$$

 $\begin{bmatrix} C2 + C1 \\ R2 \cdot C1 \cdot C2 \end{bmatrix}$

The pole and zero of the compensation network are:

$$F_{P} = \frac{1}{2 \cdot \Box \cdot R2 \cdot \frac{C1 \cdot C2}{C1 + C2}}$$

$$F_{Z} = \frac{1}{2 \cdot \Box \cdot R2 \cdot C2}$$
Vout
$$R_{1} = \frac{1}{2 \cdot \Box \cdot R2 \cdot C2}$$
Vout
$$F_{B} = \frac{1}{2 \cdot \Box \cdot R2 \cdot C2}$$

$$F_{COMP} = \frac{1}{2 \cdot \Box \cdot R2 \cdot C2}$$

$$F_{COMP} = \frac{1}{2 \cdot \Box \cdot R2 \cdot C2}$$

$$F_{COMP} = \frac{1}{2 \cdot \Box \cdot R2 \cdot C2}$$

$$F_{COMP} = \frac{1}{2 \cdot \Box \cdot R2 \cdot C2}$$

Figure 5. Compensation Network

The closed loop gain of the converter can be written as:

$$GAINLC \cdot GAINPWM \cdot \quad \frac{R3}{R1 + R3} \cdot GAINAMP$$

Figure 6 shows the converter gain and the following guidelines will help to design the compensation network.

1. Select the desired zero crossover frequency Fo:

$$(1/5 \sim 1/10) x Fsw >Fo>Fz$$

Use the following equation to calculate R2:

$$R2 = \frac{\Box V_{\text{OSC}}}{V_{\text{IN}}} \cdot \frac{F_{\text{ESR}}}{F_{\text{IC}} 2} \cdot \frac{R1 + R3}{R3} \cdot \frac{F_{\text{O}}}{gm}$$

Where:

$$gm = 667 \propto A/V$$

Application Information (Cont.)

Compensation (Cont.)

2. Place the zero Fz before the LC filter double poles FLC:

$$F_z = 0.75 \text{ x } F_{LC}$$

Calculate the C2 by the equation:

$$C2 = \frac{1}{2 \cdot \Box \cdot R2 \cdot 0.75 \cdot F_{LC}}$$

3. Set the pole at the half the switching frequency:

$$F_P = 0.5xF_{SW}$$

Calculate the C1 by the equation:

C1=
$$\frac{C2}{\Box \cdot R2 \cdot C2 \cdot F_{sw} \Box 1}$$




Figure 6. Converter Gain & Frequency

MOSFET Selection

The selection of the N-channel power MOSFETs is determined by the $R_{\text{DS(ON)}}$, reverse transfer capacitance (C_{RSS}), and maximum output current requirement. The losses in the MOSFETs have two components: conduction loss and transition loss. For the upper and lower MOSFET, the losses are approximately given by the following equations:

$$\begin{aligned} & \text{Pupper} = I & \text{OUT} & ^2 (1 + \text{TC})(\text{RdS}(\text{ON})) D + (0.5)(I_{\text{Out}})(V_{\text{IN}})(t_{\text{sw}}) F_{\text{SW}} \\ & \text{PLOWER} = I_{\text{OUT2}} (1 + \text{TC})(R_{\text{DS}(\text{ON})})(1 - D) \end{aligned}$$

where lout is the load current

TC is the temperature dependency of $R_{\text{DS}(\text{ON})}$

Fsw is the switching frequency

tsw is the switching interval

D is the duty cycle

Note that both MOSFETs have conduction losses while the upper MOSFET includes an additional transition loss.

The switching internal, t_{sw} , is the function of the reverse transfer capacitance C_{RSS} . Figure 7 illustrates the switching waveform internal of the MOSFET.

The (1+TC) term factors in the temperature dependency of the $R_{DS(ON)}$ and can be extracted from the " $R_{DS(ON)}$ vs Temperature" curve of the power MOSFET.




Figure 7. Switching Waveform Across MOSFET

Layout Consideration

In any high switching frequency converter, a correct layout is important to ensure proper operation of the regulator. With power devices switching at 300kHz,the resulting current transient will cause voltage spike across the interconnecting impedance and parasitic circuit elements. As an example, consider the turn-off transition of the PWM MOSFET. Before turn-off, the MOSFET is carrying the full load current. During turn-off, current stops flowing in the MOSFET and is free-wheeling by the lower MOSFET and parasitic diode. Any parasitic inductance of the circuit generates a large voltage spike during the switching interval. In general, using short and wide printed circuit traces should minimize interconnecting imped

Application Information (Cont.)

Layout Consideration (Cont.)

ances and the magnitude of voltage spike. And signal and power grounds are to be kept separate till combined using ground plane construction or single point grounding. Figure 8. illustrates the layout, with bold lines indicating high current paths; these traces must be short and wide. Components along the bold lines should be placed lose together. Below is a checklist for your layout:

- Keep the switching nodes (UGATE, LGATE, and PHASE)
 away from sensitive small signal nodes since these
 nodes are fast moving signals. Therefore, keep traces
 to these nodes as short as possible.
- The traces from the gate drivers to the MOSFETs (UG and LG) should be short and wide.
- Place the source of the high-side MOSFET and the drain
 of the low-side MOSFET as close as possible. Minimizing the impedance with wide layout plane between the
 two pads reduces the voltage bounce of the node.
- Decoupling capacitor, compensation component, the resistor dividers, and boot capacitors should be close their pins. (For example, place the decoupling ceramic capacitor near the drain of the high-side MOSFET as close as possible. The bulk capacitors are also placed near the drain).
- The input capacitor should be near the drain of the upper MOSFET; the output capacitor should be near the loads. The input capacitor GND should be close to the output capacitor GND and the lower MOSFET GND.
- The drain of the MOSFETs (V $_{\mbox{\scriptsize IN}}$ and PHASE nodes) should be a large plane for heat sinking.
- The Rocset resistance should be placed near the IC as close as possible.





Figure 8. Layout Guidelines


Recommended Minimum Footprint



TDFN3X3 -10L and Pattern R ecommendation

Package Information


TDFN3x3-10



S		TDFN	3x3-10			
SYMBO.	MILLIM	ETERS	INC	HES		
Ď	MIN.	MAX.	MIN.	MAX.		
Α	0.70	0.80	0.028	0.031		
A1	0.00	0.05	0.000	0.002		
А3	0.20	0.20 REF 0.008 REF				
b	0.18	0.30	0.007	0.012		
D	2.90	3.10	0.114	0.122		
D2	2.20	2.70	0.087	0.106		
Е	2.90	3.10	0.114	0.122		
E2	1.40	1.75	0.055	0.069		
е	0.50 BSC		0.02	0 BSC		
L	0.30	0.50	0.012	0.020		
K	0.20		0.008			

Note: 1. Followed from JEDEC MO-229 VEED-5.

Carrier Tape & Reel Dimensions



Application	Α	Н	T1	С	d	D	W	E1	F
TDEN2v2 40	330.0±2.00	50 MIN.	12.4 + 2.00 -0.00	13.0+0.50 -0.20	1.5 MIN.	20.2 MIN.	12.0±0.30	1.75±0.10	3.5±0.05
TDFN3x3-10	P0	P1	P2	D0	D1	Т	A0	В0	K0
	4.0±0.10	8.0±0.10	2.0±0.05	1.5+0.10 -0.00	1.5 MIN.	0.6+0.00 -0.40	3.30±0.20	3.30±0.20	1.30±0.20


(mm)

Devices Per Unit


Package Type	Unit	Quantity	
TDFN3x3-10	Tape & Reel	3000	

Taping Direction Information

TDFN3x3-10



Classification Profile



Classification Reflow Profiles

Profile Feature	Sn-Pb Eutectic Assembly	Pb-Free Assembly		
Preheat & Soak Temperature min (Tsmin) Temperature max (Tsmax) Time (Tsmin to Tsmax) (ts)	100 °C 150 °C 60-120 seconds	150 °C 200 °C 60-120 seconds		
Average ramp-up rate (T _{smax} to T _P)	3 °C/second max.	3°C/second max.		
Liquidous temperature (TL) Time at liquidous (tL)	183 °C 60-150 seconds	217 °C 60-150 seconds		
Peak package body Temperature (T _P)*	See Classification Temp in table 1	See Classification Temp in table 2		
Time (t _P)** within 5°C of the specified classification temperature (T _c)	20** seconds	30** seconds		
Average ramp-down rate (Tp to Tsmax)	6 °C/second max.	6 °C/second max.		
Time 25°C to peak temperature	6 minutes max.	8 minutes max.		
* Tolerance for neak profile Temperature (T _o) is defined as a supplier minimum and a user maximum				

^{*} Tolerance for peak profile Temperature (Tp) is defined as a supplier minimum and a user maximum.

Table 1. SnPb Eutectic Process – Classification Temperatures (Tc)

Package Thickness	Volume mm ³ <350	Volume mm ³ ε350	
<2.5 mm	235 °C	220 °C	
ε2.5 mm	220 °C	220 °C	

Table 2. Pb-free Process – Classification Temperatures (Tc)

Package Thickness	Volume mm ³ <350	Volume mm ³ 350-2000	Volume mm ³ >2000
<1.6 mm	260 °C	260 °C	260 °C
1.6 mm – 2.5 mm	260 °C	250 °C	245 °C
ε2.5 mm	250 °C	245 °C	245 °C

Reliability Test Program

Test item	Method	Description
SOLDERABILITY	JESD-22, B102	5 Sec, 245°C
HOLT	JESD-22, A108	1000 Hrs, Bias @ Tj=125°C
PCT	JESD-22, A102	168 Hrs, 100%RH, 2atm, 121°C
тст	JESD-22, A104	500 Cycles, -65°C~150°C
НВМ	MIL-STD-883-3015.7	VHBM≧2KV
MM	JESD-22, A115	VMM≧200V
Latch-Up	JESD 78	10ms, 1tr≥ 100mA

^{**} Tolerance for time at peak profile temperature (tp) is defined as a supplier minimum and a user maximum.

JTMA8723

Customer Service