Notebook PWM Controller with Differential Voltage Feedback

Features

- Adjustable Output Voltage from +0.5V to +3.3V
 0.5V Reference Voltage
 - +0.6% Accuracy
- Operates from An Input Battery Voltage Range of +1.8V to +28V
- Remote Feedback Sense for Excellent Output Voltage
- REFIN Function for Over-clocking Purpose from 0.5V~2.5V range
- Power-On-Reset Monitoring on VCC Pin
- Excellent line and load transient responses
- PFM mode for increased light load efficiency
- 350kHz Constant PWM Switching Frequency
- Integrated MOSFET Drivers
- Integrated Bootstrap Forward P-CH MOSFET
- Adjustable Integrated Soft-Start and Soft-Stop
- Power Good Monitoring
- 70% Under-Voltage Protection
- 125% Over-Voltage Protection
- Adjustable Current-limit protection
 -Using Sense Low-Side MOSFET?'s RDS(ON)
- Over-Temperature Protection
- TDFN-10 3x3 package
- Lead Free and Green Device Available (RoHS Compliant)

General Description

The JTMA8821 is a single-phase, constant on-time, synchronous PWM controller, which drives N-channel MOSFETs. The JTMA8821 steps down high voltage to generate low-voltage chipset or RAM supplies in notebook computers.

The JTMA8821 provides excellent transient response and accurate DC voltage output in either PFM or PWM Mode. In Pulse Frequency Mode (PFM), the JTMA8821 provides very high efficiency over light to heavy loads with loading-modulated switching frequencies. In PWM Mode, the converter works nearly at constant frequency for low-noise requirements. JTMA8821 is built in remote sense function for applications that require remote sense.


The JTMA8821 is equipped with accurate positive current limit, output under-voltage, and output over-voltage protections, perfect for NB applications. The Power-On-Reset function monitors the voltage on VCC to prevent wrong operation during power-on. The JTMA8821 has a 1ms digital soft start and built-in an integrated output discharge device for soft stop. An internal integrated soft-start ramps up the output voltage with programmable slew rate to reduce the start-up current. A soft-stop function actively discharges the output capacitors.

The JTMA8821 is available in 10pin TDFN 3x3 package respectively.

Applications

- Notebook
- Table PC
- •
- -21 Hand-Held Portable
- •
- -21 AIO PC

Simplified Application Circuit




Ordering and Marking Information

JTMA8821	Assembly Meterial Handling Code Temperature Range Package Code	Package Code QB: TDFN3x3-10 Température Range I: -40 to 85 °C Handling Code TR: Tape & Reel Assembly Meterial L: Lead Free Device G: Halogen and Lead Free Device
JTMA 8821 QB :	JTMA 8821 XXXXX	XXXXX - Date Code

Note: JIATAIMU lead-free products contain molding compounds/die attach materials and 100% matte tin plate termination finish; which are fully compliant with RoHS. JIATAIMU lead-free products meet or exceed the lead-free requirements of IPC/JEDEC J-STD-020D for MSL classification at lead-free peak reflow temperature. JIATAIMU defines "Green" to mean lead-free (RoHS compliant) and halogen free (Br or Cl does not exceed 900ppm by weight in homogeneous material and total of Br and Cl does not exceed 1500ppm by weight).

Pin Configuration



Absolute Maximum Ratings (Note 1)

Symbol	Parameter	Rating	Unit
Vcc	VCC Supply Voltage (VCC to GND)	-0.3 ~ 7	V
VBOOT-GND	BOOT Supply Voltage (BOOT to GND)	-0.3 ~ 35	V
Vвоот	BOOT Supply Voltage (BOOT to PHASE)	-0.3 ~ 7	V
	All Other Pins (FB, VOUT, POK, and REFIN to GND)	-0.3 ~ Vcc+0.3	V
	UGATE Voltage (UGATE to PHASE) <20ns Pulse Width >20ns Pulse Width	-5 ~ Vвоот+0.3 -0.3 ~ Vвоот+0.3	V
	LGATE/OCSET Voltage (LGATE to GND) <20ns Pulse Width >20ns Pulse Width	-5 ~ Vcc+0.3 -0.3 ~ Vcc+0.3	V
VPHASE	PHASE Voltage (PHASE to GND) <20ns Pulse Width >20ns Pulse Width	-5 ~ 35 -1 ~ 30	V
TJ	Maximum Junction Temperature	150	°C
Тѕтс	Storage Temperature	-65 ~ 150	°C
Tspr	Maximum Lead Soldering Temperature, 10 Seconds	260	°C

Note1: Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Thermal Characteristics

Symbol	Parameter	Typical Value	Unit
\JA	Thermal Resistance -Junction to Ambient (Note 2) TDFN3x3-10	55	°C/W

Note 2: \(\text{\gamma}\) is measured with the component mounted on a high effective the thermal conductivity test board in free air. The exposed pad of package is soldered directly on the PCB.

Recommended Operating Conditions (Note 3)

Symbol	Parameter	Range	Unit
Vin	Converter Input Voltage	1.8 ~ 28	V
Vcc	VCC Supply Voltage	4.5 ~ 5.5	V
Vouт	Converter Output Voltage (external REFIN input)	0.5 ~ 2.5	V
V 001	Converter Output Voltage (internal FB setting)	0.5 ~ 3.3	V
Іоит	Converter Output Current	~ 25	Α
TA	Ambient Temperature	-40 ~ 85	°C
TJ	Junction Temperature	-40 ~ 125	°C

Note 3: Refer to the typical application circuit.

JTMA8821

Electrical Characteristics

These specifications apply over $T_A = -40 \sim 85$ °C, unless otherwise specified. Typical values are at $T_A = 25$ °C, $V_{CC}=5V$

Symbol	Parameter	Test Conditions	JTMA8821			Unit
Symbol	raiailletei	rest conditions	Min.	Тур.	Max.	Ollic
VOUT AND	VFB VOLTAGE					ul
		External REFIN output voltage tolerance, REFIN=1V	-5	-	5	mV
		External REFIN adjustable output range	0.5	-	2.5	V
		Internal FB adjustable output range	0.5		3.3	
	Reference Voltage		-	0.5	-	V
VREF	Regulation Accuracy	T _A = 25 °C	□0.4		+0.4	%
	Trogulation / total acty	T _A = -40 °C ~ 85 C°	□0.6		+0.6	%
lғв	FB Input Bias Current	FB=0.5V	-	0.02	0.1	∞A
Rois	Vouт Discharge Resistance		-	20	32	&
SUPPLY C	CURRENT					
Ivcc	VCC Input Bias Current	VCC Current, REFIN=5V, VFB=0.55V, PHASE=0.5V	-	250	400	∝A
IVCC_SHDN	VCC Shutdown Current	REFIN=GND, VCC=5V	-	0	7	∝A
SWITCHIN	IG FREQUENCY AND DUTY ANI	D INTERNAL SOFT START				•
Fsw	Switching Frequency	Vin=8V, VOUT=1V, Iout=10A	315	350	385	kHz
Ton(MIN)	Minimum on time		-	110	-	ns
Toff(MIN)	Minimum off time	Vfb=0.45V, Vphase=-0.1V	350	450	550	ns
Tss	Internal Soft Start Time	Vout from 0% to 95%Regulation	-	1.0	-	ms
GATE DRI	VER					
	UG Pull-Up Resistance	BOOT-UG=0.5V	-	1.5	3	&
	UG Sink Resistance	UG-PHASE=0.5V	-	0.7	1.8	&
	LG Pull-Up Resistance	PVCC-LG=0.5V	-	1.0	2.2	&
	LG Sink Resistance	LG-PGND=0.5V	-	0.5	1.2	&
	UG to LG Dead time	UG falling to LG rising	-	20	-	ns
	LG to UG Dead time	LG falling to UG rising	-	20	-	ns
BOOTSTR	AP SWITCH	-	l .		l .	ı
VF	Ron	Vvcc – Vboot-gnd, IF = 10mA	-	0.3	0.4	V
IR	Reverse Leakage	VBOOT-GND = 30V, VPHASE = 25V, Vvcc = 5V	-	-	0.5	∝A
VCC POR	THRESHOLD	1	I	1	I	1
Vvcc_thr	Rising VCC POR Threshold Voltage		4.25	4.35	4.45	V
	VCC POR Hysteresis		-	100	-	mV

JTMA8821


Electrical Characteristics (Cont.)

These specifications apply over $T_A = -40 \sim 85$ °C, unless otherwise specified. Typical values are at $T_A = 25$ °C, $V_{CC}=5V$


Symbol	Parameter	Test Conditions	JTMA8821			Unit
Syllibol	raiailletei	rest conditions	Min.	Тур.	Max.	- Oilit
CONTROL	. INPUTS			•		
		Shutdown	-	-	0.4	
	REFIN Voltage Threshold	External Reference, Vout=VREFIN	0.5	-	2.5	V
		Internal Reference, Vour=FB setting	-	3	-	
	REFIN Leakage	REFIN=0V	-	0.1	1.0	∝A
	REFIN slew rate	Internal slew rate	-	8	-	mV/us
POWER-O	K INDICATOR					
V	50(7)	POK in from Lower (POK Goes High)	87	90	93	%
Vрок	POK Threshold	POK out from normal POK out from normal with 30us noise filter (POK Goes Low)	120	125	130	%
Ірок	POK Leakage Current	Vрок = 5V	-	0.1	1.0	∝A
	POK Sink Current	V _{РОК} = 0.5V	2.5	7.5	-	mA
	POK Enable Delay Time	Voutfrom low to POK High	-	1.6	-	ms
VCC POW	ER-ON-RESET (POR) THRESHO	LD				
locset	IOCSET OCP Threshold	locset Sourcing	9	10	11	μA
Тсюсѕет	locset Temperature Coefficient	On The Basis of 25°C	-	4500	-	ppm/ °C
VROCSET	Maximum Current Limit Threshold	Rocset open	-	0.6	-	٧
	Zero Crossing Comparator Offset	Vgnd-phase Voltage	-3	0	3	mV
PROTECT	IONS			•		•
Vuv	UVP Threshold		60	70	80	%
	UVP Debounce Interval		-	16	-	μs
	UVP Enable Delay	Vout from low to POK High	-	1.6	-	ms
Vovr	OVP Rising Threshold		120	125	130	%
	OVP Hysteresis		-	5	-	%
	OVP Propagation Delay	V _{FB} Rising, DV=10mV	-	2	-	μs
Totr	OTP Rising Threshold (Note 4)		-	140	-	°C
	OTP Hysteresis (Note 4)		-	25	-	°C

Note 4 : Guaranteed by design, not production tested.


Typical Operating Characteristics




Switching Frequency vs. Converter Output Current



Converter Output Current, IOUT (A)




Converter Output Voltage vs. Converter Output Current




Converter Output Current, Iout (A)

Converter Output Voltage vs. Converter Input Voltage




Efficiency vs Load current



Operating Waveforms


Refer to the typical application circuit. The test condition is V_{IN}=19V, T_A=25₀C unless otherwise specified.

Enable at Zero Initial Voltage of Vout




CH1: VREFIN, 5V/DIV, DC CH2: VOUT, 500mV/DIV, DC CH3: VPHASE, 20V/DIV, DC CH4: VPOK, 5V/DIV, DC TIME: 500cs/DIV

Enable Before End of Soft-Stop




CH1: V_{REFIN}, 5V/Div, DC CH2: V_{OUT}, 500mV/Div, DC CH3: V_{PHASE}, 20V/Div, DC CH4: V_{POK}, 5V/Div, DC TIME: 500∝s/Div

Shutdown at IouT=20A



CH1: VREFIN, 5V/DIV, DC CH2: VOUT, 500mV/DIV, DC CH3: VPHASE, 20V/DIV, DC CH4: VPOK, 5V/DIV, DC TIME: 20∝S/DIV

Shutdown with Soft-Stop at No Load




CH1: V REFIN, 5V/Div, DC CH2: VOUT, 500mV/Div, DC CH3: VPHASE, 20V/Div, DC CH4: V POK, 5V/Div, DC TIME: 10ms/Div

Operating Waveforms (Cont.)

Refer to the typical application circuit. The test condition is V_{IN}=19V, T_A=25₀C unless otherwise specified.


Operating at PFM Mode



CH2: V_{LGATE} , 5V/Div, DC CH3: V_{OUT}, 50mV/Div, AC CH4: lout, 10A/Div, DC

TIME: 2µs/Div


Operating at PWM Mode



CH2: VLGATE, 5V/Div, DC CH3: Vout, 50mV/Div, AC CH4: Iout, 20A/Div, DC


TIME: 2µs/Div

Current-Limit and UV Protections



CH1: VPOK, 5V/Div, DC CH2: V OUT, 1V/Div, DC CH3: V PHASE, 20V/Div, DC CH4: IL, 20A/Div, DC TIME: 20µs/Div

Short Circuit Before Enable




CH1: VREFIN, 5V/Div, DC CH2: VOUT, 1V/Div, DC CH3: VPHASE, 10V/Div, DC CH4: IL, 20A/Div, DC TIME: 500µs/Div

Operating Waveforms (Cont.)

Refer to the typical application circuit. The test condition is V_{IN}=19V, T_A=25₀C unless otherwise specified.

Load Transient 0A->17.5A->0A When Total Impedance of Line = 20mOhm



CH1: Vout_near, 200mV/Div, DC


CH2: Vour_remote, 200mV/Div, DC

CH3: Iout, 10A/Div, DC

CH4: V GND_near-remote , 200mV/Div, DC

TIME: 20µs/Div

Load Transient
5A->20A->5A
When Total Impedance of Line = 20mOhm



CH1: Vout_near, 200mV/Div, DC


CH2: V OUT_remote, 200mV/Div, DC

CH3: Iout, 10A/Div, DC

CH4: $V_{GND_near\mbox{-remote}}$, 200mV/Div, DC

TIME: 20µs/Div

Remote Sense
When Total Impedance of Line = 20mOhm



CH1: V_{OUT_near} , 200mV/Div, DC

 $CH2: \ V_{OUT_remote}, \ 200mV/Div, \ DC$

CH3: IL, 10A/Div, DC

CH4: VGND_near-remote, 200mV/Div, DC


TIME: 2µs/Div

JTMA8821

Pin Description


Р	IN	FUNCTION		
NO.	NAME	TONOTION		
1	РОК	Power Good Output. POK is an open drain output used to indicate the status of the output voltage. Connect the POK in to +5V through a pull-high resistor.		
2	REFIN	Enable/Shutdown Pin or External Reference Selection of The PWM Controller.		
3	VOUT	This pin is the positive node of the differential remote voltage sensing. The VOUT pin should be connected to the remote load voltage sense point directly.		
4	RTN	This pin is the negative node of the differential remote voltage sensing. The RTN pin should be connected to the remote GND sense point directly.		
5	FB	Output Voltage Feedback Pin. In internal mode, this pin is connected to the resistive divider that set the desired output voltage. The POK, UVP, and OVP circuits detect this signal to report output voltage status.		
6	LGATE/OCSET	Output of The Low-side MOSFET Driver And Over-Current Setting Input. Connect this pin to Gate of the low-side MOSFET. There is an internal source current $10 \times A$ through a resistor from LGATE/OCSET pin to GND before power on. This action is used to monitor the voltage drop across the Drain and Source of the low-side MOSFET for current limit.		
7	vcc	Supply Voltage Input Pin for Control Circuitry. Connect +5V from the VCC pin to the GND. Decoupling at least 1µF of a MLCC capacitor from the VCC pin to the GND.		
8	PHASE	Junction Point of The High-side MOSFET Source, Output Filter Inductor and The Low-side MOSFET Drain. Connect this pin to the Source of the high-side MOSFET. PHASE serves as the lower supply rail for the UG high-side gate driver.		
9	UGATE	Output of The High-side MOSFET Driver. Connect this pin to Gate of the high-side MOSFET.		
10	воот	Supply Input for The UGATE Driver and An Internal Level-shift Circuit. Connect to an external capacitor to create a boosted voltage suitable to drive a logic-level N-channel MOSFET.		
Exposed pad	GND	Signal Ground for The IC		

Block Diagram




Typical Application Circuit

FOR External Mode Application



FOR Internal Mode Application



Function Description

Constant-On-Time PWM Controller with Input Feed-For- Where Fsw is the nominal switching frequency of the conward

The constant-on-time control architecture is a pseudofixed frequency with input voltage feed-forward. This architecture relies on the output filter capacitor's effective series resistance (ESR) to act as a current-sense resistor so the output ripple voltage provides the PWM ramp signal. In PFM operation, the high-side switch on-time is controlled by the on-time generator is determined solely by a one-shot whose pulse width is inversely proportional to the input voltage and directly proportional to the output voltage. In PWM operation, the high-side switch on-time is determined by a switching frequency control circuit in the on-time generator block.

The switching frequency control circuit senses the switching frequency of the high-side switch and keeps regulating it at a constant frequency in PWM mode. The design improves the frequency variation and is more outstanding than a conventional constant-on-time controller, which has large switching frequency variation over input voltage, output current, and temperature. Both in PFM and PWM, the on-time generator, which senses input voltage on PHASE pin, provides very fast on-time response to input line transients.

Another one-shot sets a minimum off-time (typical: 450ns). The on-time one-shot is triggered if the error comparator is high, the low-side switch current is below the current-limit threshold, and the minimum off-time oneshot has timed out.

Pulse-Frequency Modulation (PFM)

In PFM mode, an automatic switchover to pulse-frequency modulation (PFM) takes place at light loads. This switchover is affected by a comparator that truncates the low-side switch on-time at the inductor current zero crossing. This mechanism causes the threshold between PFM and PWM operation to coincide with the boundary between continuous and discontinuous inductor-current operation (also known as the critical conduction point). The on-time of PFM is given by:

$$TON \square PFM = \frac{1}{FsW} \cdot \frac{V}{OUT}$$

verter in PWM mode.

The load current at handoff from PFM to PWM mode is given by:

$$\begin{split} \text{ILOAD(PFMtoPWM)} = & \quad \frac{1}{2} \cdot \begin{array}{c} \frac{\text{V} \square \text{ Vout}}{\text{IN}} \cdot \text{Ton} \square \text{PFM} \\ \\ = & \frac{\text{Vin} \square \text{ Vout}}{2L} \cdot \frac{1}{\text{Fsw}} \cdot \frac{\text{V}}{\text{Vin}} \end{split}$$

Power-On-Reset (POR)

A Power-On-Reset (POR) function is designed to prevent wrong logic controls when the VCC voltage is low. The POR function continually monitors the bias supply voltage on the VCC pin if at least one of the enable pins is set high. When the rising VCC voltage reaches the rising POR voltage threshold (4.35V, typical), the POR signal goes high and the chip initiates soft-start operations. When this voltage drops lower than 4.25V (typical), the POR disables the chip.

REFIN Pin Control

The voltage (VREFIN) applied to REFIN pin selects either enable-shutdown or adjustable external reference. When VREFIN is above the EN high threshold (2.8V, typical), the PWM is enabled. When VREFIN is from 0.5V to 2.5V, the output voltage can be programmed as same as VREFIN voltage. When VREFIN is below the EN low threshold, the chip is in the shutdown and only low leakage current is taken from VCC. Once JTMA8821 has been operating at internal mode, it is unable to transform into external mode. On the other hand, it is able to transform into internal mode. The slew rate of V_{REFIN} must be faster than 0.5V/∝s to avoid wrong output voltage.

Function Description (Cont.)

Digital Soft-Start

The JTMA8821 integrates digital soft-start circuits to ramp up the output voltage of the converter to the programmed regulation setpoint at a predictable slew rate. The slew rate of output voltage is internally controlled to limit the inrush current through the output capacitors during soft-start process. The figure 1 shows soft-start sequence. When the REFIN pin is pulled above the rising EN threshold voltage, the V_{OCSET} voltage is equal to $10 \times A \times R_{\text{OCSET}}$. When VCC rising POR threshold is triggered, the device starts to sample and hold the current-limit setting threshold. The maximum sample time is 650us, so user must make sure that V_{OCSET} reaches set up value correctly during this time.

When current-limit setting action has finished, the device initiates a soft-start process to ramp up the output voltage.

The soft-start interval, Tss, is about 1ms (typical value).




Figure 1. Soft-Start Sequence

During soft-start stage before the POK pin is ready, the under-voltage protection is prohibited. The over-voltage and over-current protection functions are enabled. If the output capacitor has residue voltage before start-up, both low-side and high-side MOSFETs are in off-state until the internal digital soft-start voltage is equal to the V_{FB} voltage. This will ensure that the output voltage starts from its existing voltage level.

In the event of under-voltage or shutdown, the chip enables the soft-stop function. The soft-stop function discharges the output voltages to the GND through an internal 20% switch. Cycling the REFIN enable signal or VCC power-on-reset signal can reset the latch.

Power OK Indicator

The JTMA8821 features an open-drain POK pin to indicate output regulation status. In normal operation, when the output voltage rises above 90% of its target value, the POK goes high. When the output voltage returns 90% or outruns 125% of the target voltage, POK signal will be pulled low after 30 us noise filter. it is a latch operation. Since the FB pin is used for both feedback and monitoring purposes, the output voltage deviation can be coupled directly to the FB pin by the capacitor in parallel with the voltage divider as shown in the typical applications. In order to prevent false POK from dropping, capacitors need to parallel at the output to confine the voltage deviation with severe load step transient and the POK comparator has a built-in 30 ∞ s noise filter.

Under-Voltage Protection (UVP)

In the operational process, if a short-circuit occurs, the output voltage will drop quickly. When load current is bigger than current-limit threshold value, the output voltage will fall out of the required regulation range. The undervoltage protection circuit continually monitors the V_{FB} after soft-start is completed. If a load step is strong enough to pull the output voltage lower than the under-voltage threshold, the device starts to soft-stop process to shut down the output gradually. The under-voltage threshold is 70% of the normal output voltage. The under-voltage comparator has a built-in 2∞ s noise filter to prevent the chip from wrong UVP shutdown caused by noise. Cycling the REFIN enable signal or VCC power-on-reset signal can reset the latch.

Function Description (Cont.)

Over-Voltage Protection (OVP)

The over-voltage function monitors the output voltage by the FB pin. When the FB voltage increases over 125% of the reference voltage due to the high-side MOSFET failure or for other reasons, the over-voltage protection comparator designed with a 2∞ s noise filter will force the low-side MOSFET gate driver fully turn on. This action actively pulls down the output voltage. When the FB voltage falls below 120%, the OVP comparator is disengaged and both high-side and low-side drivers restore normal operation.

This OVP scheme is a non-latch design, so user must take notice of some phenomenon of POK. That means when a OVP condition continues over 30us, it will cause POK goes low with latch no matter how whether OVP conditions is disengaged or not.

Current-Limit

The current-limit circuit employs a "valley" current-sensing algorithm (See Figure 2). The JTMA8821 uses the low-side MOSFET RDS(ON) of the synchronous rectifier as a current-sensing element. If the magnitude of the current-sense signal at PHASE pin is above the current-limit threshold, the PWM is not allowed to initiate a new cycle. The actual peak current is greater than the current-limit threshold by an amount equal to the inductor ripple current. Therefore, the exact current-limit characteristic and maximum load capability are the functions of the sense resistance, inductor value, and input voltage.




Figure 2. Current-Limit Algorithm

A resistor (Rocset), connected from the LGATE/OCSET to GND, programs the current-limit threshold. Before the IC initiates a soft-start process, an internal current source, locset (10°A typical), flowing through the Rocset develops a voltage (Vocset) across the Rocset. The device holds Vocset and stops the current source, locset, during normal operation. The relationship between the sampled voltage Vocset and the current-limit threshold limit is given by:

$$10 \propto A \times R_{OCSET} = I_{LIMIT} \times R_{DS(ON)}$$

 $\ensuremath{\mathsf{L}}\xspace_{\text{LIMIT}}$ can be expressed as $\ensuremath{\mathsf{I}}\xspace_{\text{OUT}}$ minus half of peak-to-peak inductor current.

The JTMA8821 has an internal current-limit voltage (Vocset_MAX), and the value is 0.6V typically. When the Rocset x I ocset exceeds 0.6V or the Rocset is floating or not connected, the over current threshold will be the internal default value 0.6V.

The PCB layout guidelines should ensure that noise and DC errors do not corrupt the current-sense signals at PHASE. Place the hottest power MOSEFTs as close to the IC as possible for best thermal coupling. When combined with the under-voltage protection circuit, this current-limit method is effective in almost every circumstance.

Over-Temperature Protection (OTP)

When the junction temperature increases over the rising threshold temperature Totr, the IC will enter the overtemperature protection state that suspends the PWM, which forces the UGATE and LGATE gate drivers output low. The thermal sensor allows the converters to start a start-up process and regulate the output voltage again after the junction temperature cools by 25°C. The OTP is designed with a 25°C hysteresis to lower the average TJ during continuous thermal overload conditions, which increases lifetime of the JTMA8821.

Application Information

Output Voltage Setting

The output voltage is adjustable from 0.5V to 3.3V with a resistor-divider connected with FB, GND, and converter's output. The voltage (VREFIN) applied to REFIN pin selects adjustable external reference from 0.5V to 2.5V. Using 1% or better resistors for the resistor-divider is recommended. The output voltage is determined by:

$$V_{OUT} = 0.5 \cdot \left[\left[\frac{1}{1} + \frac{R_{TOP}}{R_{GND}} \right] \right]$$

Where 0.5 is the reference voltage, R_{TOP} is the resistor connected from converter's output to FB, and R_{GND} is the resistor connected from FB to GND. Suggested R_{GND} is in the range from 1K to 20k&. To prevent stray pickup, locate resistors R_{TOP} and R_{GND} close to JTMA8821. Similarly, when V_{REFIN} is from 0.5V to 2.5V, the output voltage can be programmed as same as V_{REFIN} voltage.

Output Inductor Selection

The duty cycle (D) of a buck converter is the function of the input voltage and output voltage. Once an output voltage is fixed, it can be written as:

$$D = \frac{V_{OUT}}{V_{IN}}$$

The inductor value (L) determines the inductor ripple current, IRIPPLE, and affects the load transient response. Higher inductor value reduces the inductor's ripple current and induces lower output ripple voltage. The ripple current and ripple voltage can be approximated by:

$$I_{\text{RIPPLE}} = \frac{V_{\text{IN}} - V_{\text{OUT}}}{F_{\text{SW}} \cdot L} \cdot \frac{V_{\text{OUT}}}{V_{\text{IN}}}$$

Where F_{SW} is the switching frequency of the regulator. Although the inductor value and frequency are increased and the ripple current and voltage are reduced, a tradeoff exists between the inductor's ripple current and the regulator load transient response time.

A smaller inductor will give the regulator a faster load transient response at the expense of higher ripple current. Increasing the switching frequency (F_{SW}) also reduces the ripple current and voltage, but it will increase the switching loss of the MOSFETs and the power dissipation of the converter. The maximum ripple current occurs at the maximum input voltage. A good starting point is to

choose the ripple current to be approximately 30% of the maximum output current. Once the inductance value has been chosen, selecting an inductor which is capable of carrying the required peak current without going into saturation. In some types of inductors, especially core that is made of ferrite, the ripple current will increase abruptly when it saturates. This results in a larger output ripple voltage. Besides, the inductor needs to have low DCR to reduce the loss of efficiency.

Output Capacitor Selection

Output voltage ripple, the transient voltage deviation and the stability issue are factors which have to be taken into consideration when selecting an output capacitor. Higher capacitor value and lower ESR reduce the output ripple and the load transient drop. Generally, selecting high performance low ESR capacitors is recommended for switching regulator applications. In addition to high frequency noise related to MOSFET turn-on and turn-off, the output voltage ripple includes the capacitance voltage drop $\Box V_{\text{COUT}}$ and ESR voltage drop $\Box V_{\text{ESR}}$ caused by the AC peak-to-peak inductor's current. These two voltages can be represented by:

$$\Box V cout = \frac{IRIPPLE}{8CoutFsw}$$

$$\Box V cout = \frac{1}{8CoutFsw}$$

These two components constitute a large portion of the total output voltage ripple. In some applications, multiple capacitors have to be paralleled to achieve the desired ESR value. If the output of the converter has to support another load with high pulsating current, more capacitors are needed in order to reduce the equivalent ESR and suppress the voltage ripple to a tolerable level. Nevertheless, the constant-on-time (COT) control architecture relies on the output capacitor's ESR to act as a current-sense resistor, so the output ripple voltage provides the PWM ramp signal. For stability issue, the output ripple also need to be considered. By stability experiment result, we suggest the feedback ripple is above 10mV.

To support a load transient that is faster than the switching frequency, more capacitors are needed for reducing

Application Information (Cont.)

Output Capacitor Selection (Cont.)

the voltage excursion during load step change. Another aspect of the capacitor selection is that the total AC current going through the capacitors has to be less than the rated RMS current specified on the capacitors in order to prevent the capacitor from over-heating.

Input Capacitor Selection

The input capacitor is chosen based on the voltage rating and the RMS current rating. For reliable operation, selecting the capacitor voltage rating to be at least 1.3 times higher than the maximum input voltage. The maximum RMS current rating requirement is approximately Iout/2, where Iout is the load current. During power-up, the input capacitors have to handle great amount of surge current. For low-duty notebook applications, ceramic capacitor is recommended. The capacitors must be connected between the drain of high-side MOSFET and the source of low-side MOSFET with very low-impeadance PCB layout.

MOSFET Selection

The selection of the N-channel power MOSFETs are determined by the R DS(ON), reversing transfer capacitance (CRSS) and maximum output current requirement. The losses in the MOSFETs have two components: conduction loss and transition loss. For the high-side and low-side MOSFETs, the losses are approximately given by the following equations:

$$\begin{split} P_{\text{high-side}} &= I_{\text{OUT 2}}(1+TC)(R_{\text{DS(ON)}})D + (0.5)(I_{\text{OUT}})(V_{\text{IN}})(I_{\text{SW}})F_{\text{SW}} \\ P_{\text{low-side}} &= I_{\text{OUT 2}}(1+TC)(R_{\text{DS(ON)}})(1-D) \end{split}$$

Where

lout is the load current

TC is the temperature dependency of RDS(ON)

Fsw is the switching frequency

tsw is the switching interval

D is the duty cycle

Note that both MOSFETs have conduction losses while the high-side MOSFET includes an additional transition loss. The switching interval, t_{SW} , is the function of the reverse transfer capacitance C_{RSS} . The (1+TC) term is a factor in the temperature dependency of the $R_{DS(ON)}$ and can be extracted from the " $R_{DS(ON)}$ vs. Temperature" curve of the power MOSFET.

Layout Consideration

In any high switching frequency converter, a correct layout is important to ensure proper operation of the regulator. With power devices switching at higher frequency, the resulting current transient will cause voltage spike across the interconnecting impedance and parasitic circuit elements. As an example, consider the turn-off transition of the PWM MOSFET. Before turn-off condition, the MOSFET is carrying the full load current. During turn-off, current stops flowing in the MOSFET and is freewheeling by the low side MOSFET and parasitic diode. Any parasitic inductance of the circuit generates a large voltage spike during the switching interval. In general, using short and wide printed circuit traces should minimize interconnecting impedances and the magnitude of voltage spike. Besides, signal and power grounds are to be kept separating and finally combined using ground plane construction or single point grounding. Figure 3 illustrates the layout, with bold lines indicating high current paths; these traces must be short and wide. Components along the bold lines should be placed lose together. Below is a checklist for your layout:

- Keep the switching nodes (UGATE, LGATE/OCSET, BOOT, and PHASE) away from sensitive small signal nodes since these nodes are fast moving signals. Therefore, keep traces to these nodes as short as possible and there should be no other weak signal traces in parallel with theses traces on any layer.
- The signals going through theses traces have both high dv/dt and high di/dt with high peak charging and discharging current. The traces from the gate drivers to the MOSFETs (UGATE and LGATE/OCSET) should short and wide.
- Place the source of the high-side MOSFET and the drain of the low-side MOSFET as close as possible. Minimizing the impedance with wide layout plane between the two pads reduces the voltage bounce of the node. In addition, the large layout plane between the drain of the MOSFETs (V_{IN} and PHASE nodes) can get better heat sinking.
- Decoupling capacitors, the resistor-divider, and boot capacitor should be close to their pins. (For example, place the decoupling ceramic capacitor close to the drain of the high-side MOSFET as close as possible.)

Application Information (Cont.)

Layout Consideration (Cont.)

- The input bulk capacitors should be close to the drain of the high-side MOSFET, and the output bulk capacitors should be close to the loads. The input capacitor's ground should be close to the grounds of the output capacitors and low-side MOSFET.
- Locate the resistor-divider close to the FB pin to minimize the high impedance trace. In addition, FB pin traces can't be close to the switching signal traces (UGATE, LGATE/OCSET, BOOT, and PHASE).
- The Rocset resistance should be placed near the IC as close as possible.





Figure 3.

Package Information


TDFN3x3-10



S		TDFN3x3-10				
S Y MBOL	MILLIMETERS		INC	HES		
Ď	MIN.	MAX.	MIN.	MAX.		
Α	0.70	0.80	0.028	0.031		
A1	0.00	0.05	0.000	0.002		
А3	0.20	REF	0.008	REF		
b	0.18	0.30	0.007	0.012		
D	2.90	3.10	0.114	0.122		
D2	2.20	2.70	0.087	0.106		
E	2.90	3.10	0.114	0.122		
E2	1.40	1.75	0.055	0.069		
е	0.50	BSC	0.016	BSC		
L	0.30	0.50	0.012	0.020		
K	0.20		0.008			
aaa	0.0	08	0.00	03		

Note: 1. Followed from JEDEC MO-229 VEED-5.

Carrier Tape & Reel Dimensions



Application	Α	Н	T1	С	d	D	W	E1	F
TDFN2::2.40	178.0±2.00	50 MIN.	8.4+2.00 -0.00	13.0+0.50 -0.20	1.5 MIN.	20.2 MIN.	8.0±0.20	1.75±0.10	3.5±0.05
TDFN3x3-10	P0	P1	P2	D0	D1	Т	A0	B0	K0


(mm)

Devices Per Unit


Package Type	Unit	Quantity
TDFN3x3-10	Tape & Reel	3000

Taping Direction Information

TDFN3x3-10



Classification Profile



Classification Reflow Profiles (Cont.)

Profile Feature	Sn-Pb Eutectic Assembly	Pb-Free Assembly
Preheat & Soak Temperature min (Tsmin) Temperature max (Tsmax) Time (Tsmin to Tsmax) (ts)	100 °C 150 °C 60-120 seconds	150 °C 200 °C 60-120 seconds
Average ramp-up rate (Tsmax to Tp)	3 °C/second max.	3°C/second max.
Liquidous temperature (TL) Time at liquidous (tL)	183 °C 60-150 seconds	217 °C 60-150 seconds
Peak package body Temperature (T _p)*	See Classification Temp in table 1	See Classification Temp in table 2
Time (t _P)** within 5°C of the specified classification temperature (T _c)	20** seconds	30** seconds
Average ramp-down rate (Tp to Tsmax)	6 °C/second max.	6 °C/second max.
Time 25°C to peak temperature	6 minutes max.	8 minutes max.

^{*} Tolerance for peak profile Temperature (Tp) is defined as a supplier minimum and a user maximum.

Table 1. SnPb Eutectic Process – Classification Temperatures (Tc)

Package Thickness	Volume mm ³ <350	Volume mm ³ ε350
<2.5 mm	235 °C	220 °C
ε2.5 mm	220 °C	220 °C

Table 2. Pb-free Process – Classification Temperatures (Tc)

Package Thickness	Volume mm ³ <350	Volume mm ³ 350-2000	Volume mm ³ >2000
<1.6 mm	260 °C	260 °C	260 °C
1.6 mm – 2.5 mm	260 °C	250 °C	245 °C
ε2.5 mm	250 °C	245 °C	245 °C

Reliability Test Program

Test item	Method	Description	
SOLDERABILITY	JESD-22, B102	5 Sec, 245°C	
HOLT	JESD-22, A108	1000 Hrs, Bias @ T _j =125°C	
PCT	JESD-22, A102	168 Hrs, 100%RH, 2atm, 121°C	
TCT	JESD-22, A104	500 Cycles, -65°C~150°C	
НВМ	MIL-STD-883-3015.7	VHBM≧2KV	
MM	JESD-22, A115	VMM≧200V	
Latch-Up	JESD 78	10ms, 1tr≥100mA	

^{**} Tolerance for time at peak profile temperature (tp) is defined as a supplier minimum and a user maximum.

JTMA8821

Customer Service

www.jtmic.com

23