
System Power PWM Controller for Notebook Computers with Charge Pump

Features

- Wide Input voltage Range from 6V to 25V
- Provide 5 Independent Outputs with ±1.0% Accuracy Over-Temperature
 - PWM1 Controller with Adjustable (2V to 5.5V) Output
 - PWM2 Controller with Adjustable (2V to 5.5V) Out-
 - 100mA Low Dropout Regulator (LDO5) with Fixed **5V Output**
 - 100mA Low Dropout Regulator (LDO3) with Fixed 3.3V Output
 - 270kHz Clock Signal for 15V Charge Pump (Used **VOUT1** as Its Power Supply)
- Excellent Line/Load Regulations about ±1.5% Over-**Temperature Range**
- **Built in POR Control Scheme Implemented**
- **Compensation for PWM Mode**
- **Selectable Switching Frequency in PWM Mode**
- Built-in Digital Soft-Start for PWM Outputs and Soft-Stop for PWM Outputs and LDO Outputs
- **Integrated Bootstrap Forward P-CH MOSFET**
- High Efficiency over Light to Full Load Range
- **Built-in Power Good Indicators (PWMs)**
- **Independent Enable Inputs (PWMs, LDO)**
- 70% Under-Voltage and 125% Over-Voltage Protections (PWM)
- **Adjustable Current-Limit Protection (PWMs)**
 - Using Sense Low-Side MOSFET's RDS(ON)
- **Over-Temperature Protection**
- 3mmx3mm Thin QFN-20 (TQFN3x3-20) package
- Lead Free and Green Device Available (RoHS Compliant)

Simplified Application Circuit



General Description

The JTMA8822/A/B/C integrates dual step-down, constanton-time, synchronous PWM controllers (that drives dual N-channel MOSFETs for each channel) and two low dropout regulators as well as various protections into a chip. Constant On-Time Control Scheme with Frequency The PWM controllers step down high voltage of a battery to generate low-voltage for NB applications. The output of PWM1 and PWM2 can be adjusted from 2V to 5.5V by setting a resistive voltage-divider from VOUTx to GND. The linear regulators provide 5V and 3.3V output for standby power supply. The linear regulators provide up to 100mA output current. When the PWMx output voltage is higher than LDOx bypass threshold, the related LDOx regulator is shut off and its output is connected to VOUTx by internal switchover MOSFET. It can save power dissipation. The charge pump circuit with 270kHz clock driver uses VOUT1 as its power supply to generate approximately 15V DC voltage.

> The JTMA8822/A/B/C provides excellent transient response and accurate DC output voltage in either PFM or PWM Mode. In Pulse-Frequency Mode (PFM), the JTMA8822/A/B/C provides very high efficiency over light to heavy loads with loading-modulated switching frequencies. The Forced-PWM Mode works nearly at constant frequency for low-noise requirements. The unique ultrasonic mode maintains the switching frequency above 25kHz, which eliminates noise in audio application.

JTMA reserves the right to make changes to improve reliability or manufacturability without notice, and advise customers to obtain the latest version of relevant information to verify before placing orders.


General Description (Cont.)

The JTMA8822/A/B/C is equipped with accurate sourcing and current-limit, output under-voltage output over-voltage protections, being perfect for NB applications. A 1.4ms (typ.) digital soft-start can reduce the start-up current. A soft-stop function actively discharges the output capacitors by the discharge device. The JTMA8822/A/B has individual enable controls for each PWM channels. Pulling both EN1/2 pin low shuts down the all of outputs unless LDO3 output. The LDO3 and LDO5 of JTMA8822A/C are always on standby power. The JTMA8822/A/B/C is available in a TQFN3x3-20 package.

Applications

- Notebook and Sub-Notebook Computers
- Portable Devices
- DDR1, DDR2, and DDR3 Power Supplies
- 3-Cell and 4-Cell Li+ Battery-Powered Devices
- Graphic Cards
- Game Consoles
- Telecommunications


Ordering and Marking Information



DEVICE NUMBER	ENABLE FUNCTION	SKIP MODE	ALWAYS ON-LDO
JTMA8822QBI	EN1/EN2	Auto-skip	LDO3
JTMA8822AQBI	ENLDO/ENILIM1/ENILIM2	Auto-skip	LDO3 & LDO5
JTMA8822BQBI	EN1/EN2	Ultra-sonic	LDO3
JTMA8822CQBI	EN1/EN2	Auto-skip	LDO3 & LDO5

Note: JTMA lead-free products contain molding compounds/die attach materials and 100% matte tin plate termination finish; which are fully compliant with RoHS. JTMA lead-free products meet or exceed the lead-free requirements of IPC/JEDEC J-STD-020D for MSL classification at lead-free peak reflow temperature. JTMA defines "Green" to mean lead-free (RoHS compliant) and halogen free (Br or Cl does not exceed 900ppm by weight in homogeneous material and total of Br and Cl does not exceed 1500ppm by weight).

Pin Configuration



= GND and Thermal Pad (connected to GND plane for better hat dissipation)

Symbol	e Maximum Ratings (Note 1) Parameter	Rating	Unit	
VIN	Input Power Voltage (VIN to GND)	-0.3 ~ 28	V	
Vвоот	BOOT Supply Voltage (BOOT to PHASE)	-0.3 ~ 7	V	
VBOOT-GND	BOOT Supply Voltage (BOOT to GND) <20ns pulse width >20ns pulse width	-5 ~ 42 -0.3 ~ 35	V	
Vug-phase	UGATE Voltage (UGATE to PHASE) <20ns pulse width >20ns pulse width	-5 ~ Vвоот+0.3 -0.3 ~ Vвоот+0.3	V	
VLG-GND	LGATE Voltage (LGATE to GND) <20ns pulse width >20ns pulse width	-5 ~ Vldo5+0.3 -0.3 ~ Vldo5+0.3	V	
VPHASE	PHASE Voltage (PHASE to GND) <20ns pulse width >20ns pulse width	-5 ~ 35 -0.3 ~ 28	V	
	All Other Pins (LDOx, FBx, VOUTx, LDO5, LDO3, REF, VCLK, EN LDO, ENILIMx to GND)	-0.3 ~ 6	V	
Тл	Maximum Junction Temperature	150	°C	
Тѕтс	Storage Temperature	-65 ~ 150	°C	
Tsdr	Maximum Lead Soldering Temperature, 10 Seconds	260	°C	

Note1: Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Thermal Characteristics (Note 2)

Symbol	Parameter	Typical Value	Unit
\JA	Thermal Resistance - Junction to Ambient	95	0000
(JC	Thermal Resistance - Junction to Case	60	°C/W

Note 2: \(\(\text{\(\limbda\)}\) is measured with the component mounted on a high effective thermal conductivity test board in free air. The thermal pad of package is soldered directly on the PCB.

Recommended Operating Conditions

Symbol	Parameter	Range	Unit
Vin	PWM1/2 Converter Input Voltage	6 ~ 25	V
Vout1	PWM1 Converter Output Voltage	2 ~ 5.5	V
Vout2	PWM2 Converter Output Voltage	2 ~ 5.5	V
Cin	PWM1/2 Converter Input Capacitor (MLCC)	10 ~	∞F
CLDO	LDO Output Capacitor (MLCC)	1.0 ~	∞F
TA	Ambient Temperature	-40 ~ 85	°C
TJ	Junction Temperature	-40 ~ 125	°C

Electrical Characteristics

Refer to the typical application circuits. These specifications apply over $V_{IN}=12V$ and $T_{A}=-40 \sim 85$ °C, unless otherwise specified. Typical values are at $T_{A}=25$ °C.

Symbol	Parameter	Test Conditions	JTMA8822			Unit
Symbol	i didiletei	rest conditions	Min.	Тур.	Max.	Oiiit
INPUT SU	PPLY POWER					
		Supply current1, VOUT1=0V, EN1=EN2=5V, VFB1 = VFB2 =	-	0.86	1.2	mA
Ivn	I _{VN} VIN Supply Current	Supply current2, VOUT1=5V, EN1=EN2=5V, V _{FB1} = V _{FB2} = 2.05V, P _{VIN} +P _{LDO5}	-	5	7	mW
IVN		Standby current1, VOUT1=0V, EN1=EN2=0V (For JTMA8822/B)	-	-	80	∞A
		Standby current2, VOUT1=0V, EN1=EN2=0V (For JTMA8822A/C)	-	180	245	
		Shutdown current, ENLDO=0V, ENILIMx=0V (For JTMA8822A)		20	40	
UNDER-V	OLTAGE LOCK OUT PROTECTION (UV	LO)				
	LDO5 UVLO threshold	Rising Edge	4.1	4.2	4.3	V
	2200 0 120 4.100.1014	Hysteresis	-	0.1	-	V
	LDO3 UVLO threshold	Rising Edge	3.0	3.15	3.3	V
	EBGG GVEG anosmold	Hysteresis	-	0.8	-	V

Electrical Characteristics

Refer to the typical application circuits. These specifications apply over $V_{IN}=12V$ and $T_{A}=-40 \sim 85$ °C, unless otherwise specified. Typical values are at $T_{A}=25$ °C.

Symbol	Parameter	Test Conditions	JTMA8822			Unit
Cymbol	T drameter	Tost conditions	Min.	Тур.	Max.]
UNDER-\	OLTAGE LOCK OUT PROTECTION (UV	LO)				
		Rising threshold1, LDO3 enable	-	3.8	-	V
		Rising threshold1_A/C, LDO3 & LDO5 enable (For JTMA8822A/C)	-	3.8	-	V
	VIN POR threshold	Rising threshold2, LDO5 enable	-	5.1	-	V
		Falling threshold2, PWMx shutdown with soft stop. When PWMx soft stop is complete, LDO5 will begin to shutdown Falling threshold1, LDOx shutdown	-	5.0	-	V
PWM CO	NTROLLERS	with soft stop				
	Output Voltage Adjust Range	VOUT1, VOUT2	2	-	5.5	V
V _{FB}	FBx Reference Voltage	$T_A = -40 ^{\circ}\text{C}$ to 85 C°	1.98	2.0	2.02	V
Iгв	FBx input current	V _{FBX} =2.0V, T _A =25 °C	-20	-	20	nA
Tss	Soft-Start Ramp Time	ENx High to Voυτ 95% Regulation, LDO5=5V	-	1.4	-	ms
	Soft-Stop Time	ENx low to V _{FBX} <0.1V	-	1.7	-	ms
Fsw ₁	PWM1 Switching Frequency	V _{IN} =20V, PWM1=5V	240	300 360		kHz
Fsw ₂	PWM2 Switching Frequency	V _{IN} =20V, PWM2=3.33V	280	355	430	- KIIZ
	UGATEx Minimum Off-Time		200	350	500	ns
LOW DR	OUPUT LINEAR REGULATORS (LDO5/L	DO3)				
	LDO5 Output Voltage	VOUT1=GND, 6V <vin<25v, 0<ildo5<100ma<="" td=""><td>4.8</td><td>5.0</td><td>5.2</td><td>٧</td></vin<25v,>	4.8	5.0	5.2	٧
	LDO3 Output Voltage	VOUT2=GND, 6V <vin<25v, 0<ild03<100ma< td=""><td>3.2</td><td>3.33</td><td>3.46</td><td>V</td></ild03<100ma<></vin<25v, 	3.2	3.33	3.46	V
V _{ТНВУР5}	LDO5 Bypass Threshold for	VOUT1 Regulation Voltage Rising	4.55	4.7	4.85	V
VINBIPS	VOUT1-to-LDO5 Switch On	Hysteresis	0.15	0.25	0.3	Ī ,
	VOUT1-to-LDO5 Switch On Resistance	VOUT1=5V, 50mA	-	1.5	3	&
	LDOx Current Limit	VOUTx=GND, LDOx = GND	150	250	350	mA
	LDOx Discharge On Resistance	ILDOX=5mA	-	50	100	&
CHARGE	PUMP CLOCK			•	l	
Vськн	High level voltage	Ivclk=-10mA, LDO5=5V, Ta=25 ℃	-	4.92	-	V
Vclkl	Low level voltage	Ivclk=10mA, LDO5=5V, Ta=25 ℃		0.06	-] "
Fclk	Clock frequency	T _A =25 °C	-	270	=	kHz
PWM1/2	PROTECTIONS					
	Over Voltage Protection Threshold	V _{FBX} Rising	120	125	130	%
	Over Voltage Fault Propagation Delay	Delta voltage=10mV		3	-	∞s
	Current Limit Current Source	V _{ILIMx} =1V, T _A = 25 ℃	9	10	11	∞A
		On the basis of 25 °C	-	4500	-	ppm/ Ĉ

Electrical Characteristics (Cont.)

Refer to the typical application circuits. These specifications apply over $V_{IN}=12V$ and $T_{A}=-40 \sim 85$ °C, unless otherwise specified. Typical values are at $T_{A}=25$ °C.


Symbol	Parameter	Test Conditions	JTMA8822			Unit
Symbol	i didiletei	rest conditions	Min.	Тур.	Max.]
PWM1/2 F	PROTECTIONS					
	ILIMx Adjustment Range	VILIMx-GND	0.2	-	2	V
	ENILIMx Adjustment Range	VENILIMx-GND	0.515	-	2	V
	Maximum setting voltage	VILIMX =5V, Setting Current Limit Threshpld	205	250	-	mV
	Current limit comparator offset	(VILIMX-GND-VPGND-PHASEX), VILIMX=920mV	-8	0	8	mV
	Zero-Crossing Threshold	VPGND - PHASE	-5	0	5	mV
	Under-Voltage Protection Threshold		65	70	75	%
	Under-Voltage Protection Debounce Interval		-	25	-	∝s
	Under-Voltage Protection Enable Blanking Time	From EN signal go high to SS_OK	-	2	-	ms
	Over-Temperature Protection Threshold	T _J Rising	=	160	-	°C
	Over remperature riotection rineshold	Hysteresis	-	25	-] C
POWER (GOOD			•	•	
	POK Threshold	POK in from Lower (POK goes high)	87	90	93	%
	T OK Threshold	POK hysteresis	-	3	-	
		POK in from higher (POK goes low)	120	125	130	
	POK Propagation Delay		-	63	-	∝s
	POK Enable Delay	From EN signal go high to POK go High	-	2	-	ms
	POK Sink current	V _{РОК} = 500mV	2.5	7.5		mA
	POK Leakage Current	VPOK = 5V	-	0.1	1	∞A
LOGIC LE	EVELS					
	ENx Input Voltage Level	Enable	-	-	1.2	V
	21th input voltage 25ve.	Shutdown	0.6	-	-]
	Input leakage current	V _{EN} =5V		0.1	1	∞A
	ENILIMx Input Voltage	Enable	300	400	500	mV
	Line with the second se	Hysteresis	=	60	-]•
		Shutdown	=	-	0.4	
	ENLDO Input Voltage	Enable, VCLK=off	0.8	-	1.6	V
		Enable, VCLK=on	2.4	-	-]
	ENLDO pin pull high function	Short Current, ENLDO is short to GND	-	1	-	∞A
		Open Voltage, ENLDO is open(pull high to internal regulator)	2.4	3.34	-	V


Electrical Characteristics (Cont.)

Refer to the typical application circuits. These specifications apply over $V_{IN}=12V$ and $T_{A}=-40 \sim 85$ °C, unless otherwise specified. Typical values are at $T_{A}=25$ °C.

Symbol	Parameter	Test Conditions		Unit		
	i arameter	rest conditions	Min.	Тур.	Max.	Oille
GATE DR	ATE DRIVERS					
	UG Pull-Up Resistance	VBOOTX - VUGATEX=250mV	-	3	5	&
	UG Sink Resistance	Vugatex – Vphasex=250mV	-	1.7	2.5	&
	LG Pull-Up Resistance	VLDO5 - VLGATEX=250mV	-	3	5	&
	LG Sink Resistance	VLGATEX - VPGND=250mV	-	1	2	&
	Dead Time	UG falling to LG rising	-	20	-	ns
		LG falling to UG rising	-	20	-	ns
воотѕт	RAP SWITCH		•	•	•	•
VF	Forward Voltage	VLDO5 - VBOOTx-GND, IF = 10mA	-	0.4	0.5	V
lR	Reverse Leakage	VBOOTX-GND = 30V, VPHASEX = 25V, VLDO5 = 5V	-	-	0.5	∞A

Typical Operating Characteristics






Operating Waveforms


Refer to the typical application circuit. The test condition is V_{IN}=12V, T_A=25₀C unless otherwise specified.

Start-Up




CH1: EN1=EN2, 5V/Div CH2: Vout1, 2V/Div CH3: Vout2, 2V/Div CH4: VPOK, 10V/Div TIME: 500us/Div

Output-Discharge




CH1: EN1=EN2, 5V/Div CH2: Vout1, 2V/Div CH3: Vout2, 2V/Div CH4: VPOK, 10V/Div TIME: 500us/Div

5V Load Transient



CH1: Vout1, 100mV/Div, AC CH2: Vout2, 100mV/Div, AC CH3: V_{PHASE1}, 20V/Div, DC CH4: I_{OUT1}, 5A/Div TIME: 20us/Div

3.3V Load Transient



CH1: Vout1, 100mV/Div, AC CH2: Vout2, 100mV/Div, AC CH3: V_{PHASE2}, 20V/Div, DC CH4: I_{OUT2}, 5A/Div TIME: 20us/Div


Pin Description

	PIN		
NO			FUNCTION
JTMA8822/B/C	JTMA8822A	NAME	
1	-	ILIM1	Current Limit Adjustment. There is an internal 10∞A current source from LDO5 to ILIM1 and connected a resistor from ILIM1 to GND to set the current limit threshold. The PGND-PHASE1 current-limit threshold is 1/8 the voltage set at ILIM1 over a 0.2 to 2V range. The logic current limit threshold is default to
-	1	ENILIM1	PWM1 Enable and Current Limit Adjustment. There is an internal 10∞A current source from LDO5 to ENILIM1 and connected a resistor from ENILIM1 to GND to set the current limit threshold. The PGND-PHASE1 current-limit threshold is 1/8 th the voltage set at ENILIM1 over a 0.515 to 2V range. The logic current limit threshold is default to 250mV value if ENILIM1 is 5V. PWM1 and VCLK are enabled when ENILIM1=1. When ENILIM1=0, PWM1 and VCLK are in shutdown.
2	2	FB1	Output voltage feedback pin (PWM1). It can use a resistive divider from VOUT1 to GND to adjust the output from 2V to 5.5V.
3	3	LDO3	3.3V Linear Regulator Output. LDO3 can provide a total of 100mA, 3.3V external loads. Bypass to GND with a minimum of 1.0uF ceramic capacitor for stability.
4	4	FB2	Output voltage feedback pin (PWM2). It can use a resistive divider from VOUT2 to GND to adjust the output from 2V to 5.5V.
5	-	ILIM2	Current Limit Adjustment. There is an internal 10∞A current source from LDO5 to ILIM2 and connected a resistor from ILIM2 to GND to set the current limit threshold. The PGND-PHASE2 current-limit threshold is 1/8 the voltage set at ILIM2 over a 0.2 to 2V range. The logic current limit threshold
-	5	ENILIM2	PWM2 Enable and Current Limit Adjustment. There is an internal 10∞A current source from LDO5 to ENILIM2 and connected a resistor from ENILIM2 to GND to set the current limit threshold. The PGND-PHASE2 current-limit threshold is 1/8 th the voltage set at ENILIM2 over a 0.515 to 2V range. The logic current limit threshold is default to 250mV value if ENILIM2 is 5V. PWM2 is enabled when ENILIM2=1. When ENILIM2=0, PWM2 is in shutdown.
6	-	EN2	PWM2 Enable. PWM2 is enabled when EN2=1. When EN2=0, PWM2 is in shutdown.
-	6	NC	No Connection
7	7	POK	Power-Good Output Pin of Both PWMs (Logic AND). POK is an open-drain output used to indicate the status of the PWMx output voltage. Connect the POK in to +5V through a pull-high resistor.
8	8	PHASE2	Junction Point of The High-Side MOSFET Source, Output Filter Inductor and The Low-Side MOSFET Drain for PWM2. Connect this pin to the Source of the high-side MOSFET. PHASE2 serves as the lower supply rail for the UGATE2 high-side gate driver. PHASE2 is the current-sense input for the PWM2.
9	9	BOOT2	Supply Input for The UGATE2 Gate Driver and an internal level-shift circuit. Connect to an external capacitor to create a boosted voltage suitable to drive a logic-level N-channel MOSFET.
10	10	UGATE2	Output of The High-Side MOSFET Driver for PWM2. Connect this pin to Gate

Pin Description (Cont.)


	PIN			
NO		NAME	FUNCTION	
JTMA8822/B/C	JTMA8822A	IVAME		
11	11	LGATE2	Output of The Low-Side MOSFET Driver for PWM2. Connect this pin to Gate of the low-side MOSFET. Swings from PGND to LDO5.	
12	12	VIN	Battery voltage input pin. VIN powers linear regulators and is also used for the constant on-time PWM on-time one-shot circuits. Connect VIN to the battery input and bypass with a 1xF capacitor for noise interference.	
13	13	LDO5	5V Linear Regulator Output. LDO5 can provide a total of 100mA, 5V external loads. When LDO5 is at 5V and PWM1 output voltage is over 4.7V bypass threshold, the internal LDO will shut down, and LDO5 output pin connects to VOUT1 through a 1.5& switch. Bypass to GND with a minimum of 1.0uF ceramic capacitor for stability.	
14	14	ВҮР	BYP is the input pin of switchover voltage for the LDO5. This pin makes a direct measurement of the PWM1 output voltage.	
15	15	LGATE1	Output of The Low-Side MOSFET Driver for PWM1. Connect this pin to Gate of the low-side MOSFET. Swings from PGND to LDO5.	
16	16	UGATE1	Output of The High-Side MOSFET Driver for PWM1. Connect this pin to Gate	
17	17	BOOT1	Supply Input for The UGATE1 Gate Driver and an internal level-shift circuit. Connect to an external capacitor to create a boosted voltage suitable to drive a logic-level N-channel MOSFET.	
18	18	PHASE1	Junction Point of The High-Side MOSFET Source, Output Filter Inductor and The Low-Side MOSFET Drain for PWM1. Connect this pin to the Source of the high-side MOSFET. PHASE1 serves as the lower supply rail for the UGATE1 high-side gate driver. PHASE1 is the current-sense input for the PWM1.	
19	19	VCLK	250kHz Clock Output for 15V Charge Pump.	
20	-	EN1	PWM1 Enable. PWM1 is enabled when EN1=1. When EN1=0, PWM1 is in shutdown.	
-	20	ENLDO	Master Enable Input. The LDOx is enabled when ENLDO=1. When ENLDO=0, the LDOx is shutdown. See the table2 "Power-Up Control Logics".	
Thermal Pad	Thermal Pad	GND	Signal Ground for The IC.	

Block Diagram




Typical Application Circuit

For JTMA8822/B/C



Typical Application Circuit

For JTMA8822A



Function Description

Constant-On-Time PWM Controller with Input Feed-Forward

The constant-on-time control architecture is a pseudofixed frequency with input voltage feed-forward. This architecture relies on the output filter capacitor's effective series resistance (ESR) to act as a current-sense resistor, so the output ripple voltage provides the PWM ramp signal. In PFM operation, the high-side switch on-time controlled by the on-time generator is determined solely by a oneshot whose pulse width is inversely proportional to input voltage and directly proportional to output voltage. In PWM operation, the high-side switch on-time is determined by a switching frequency control circuit in the on-time generator block. The switching frequency control circuit senses the switching frequency of the high-side switch and keeps regulating it at a constant frequency in PWM mode. The design improves the frequency variation and is more outstanding than a conventional constant-ontime controller, which has large switching frequency variation over input voltage, output current and temperature. Both in PFM and PWM, the on-time generator, which senses input voltage on VIN pin, provides very fast ontime response to input line transients.

Another one-shot sets a minimum off-time (typ.: 350ns). The on-time one-shot is triggered if the error comparator is high, the low-side switch current is below the current-limit threshold, and the minimum off-time one-shot has timed out.

Pulse-Frequency Modulation (PFM) Mode

In PFM mode, an automatic switchover to pulse-frequency modulation (PFM) takes place at light loads. This switchover is affected by a comparator that truncates the low-side switch on-time at the inductor current zero crossing. This mechanism causes the threshold between PFM and PWM operation to coincide with the boundary between continuous and discontinuous inductor-current operation (also known as the critical conduction point). The on-time of PFM is given by:

$$TON - PFM = \frac{1}{Fsw} \cdot \frac{Vout}{Vin}$$

Where F_{SW} is the nominal switching frequency of the converter in PWM mode. Similarly, the on-time of ultrasonic mode is the same with PFM mode. The description of ultrasonic mode will be illustrated later.

The load current at handoff from PFM to PWM mode is given by:

$$| \text{ILOAD(PFM to PWM)} = \frac{1}{2} \cdot | \frac{V \quad \Box \text{ Vout}}{L} \cdot \text{Ton } \Box \text{PFM}$$

$$= \frac{\text{Vin} \ \Box \text{ Vout}}{2L} \cdot \frac{1}{\text{Fsw}} \cdot \frac{\text{Vout}}{\text{Vin}}$$

Linear Regulator (LDO3 and LDO5)

The LDO3 and LDO5 regulators can supply up to 100mA for external loads. Bypass to GND with a minimum of 1uF ceramic capacitor for stability. For JTMA8822A, when ENLDO is enabled, the VLDO3 is fixed 3.33V and the VLDO5 is fixed 5V in standby mode. For JTMA8822C, When VIN reaches POR rising threshold, the VLDO3 is fixed 3. 33V and the VLDO5 is fixed 5V in standby mode. Let is see the table2"Power-Up Control Logic" for the detail description about standby mode. For all of JTMA8822 series, When PWM1 output voltage is over whose bypass threshold (PWM1 is 4.7V), the internal LDO5 to VOUT1 switchover is active. These actions change the current path to power the loads from the PWM regulator voltage, rather than from the internal linear regulator.

Power -On-Reset

A Power-On-Reset (POR) function is designed to prevent wrong logic controls. The POR function continually monitors the supply voltage on the LDO5 pins. LDO5 POR circuitry inhibits wrong switching. When the rising VLDO5 voltage reaches the rising POR threshold (4.3V typical), the PWM output voltages begin to ramp up. When the LDO5 voltage is lower than 4.2V(typ.) or LDO3 voltage is lower than 2.374V(typ.), both switch power supplies are shut off. This is non-latch protection. LDO5 POR threshold could reset the under-voltage, over-voltage.

Function Description (Cont.)

Soft Start

The JTMA8822/A/B/C integrates soft-start circuit to ramp up the PWMx output voltage of the converter to the programmed regulation set point at a predictable slew rate. The slew rate of PWMx output voltage is internally controlled to limit the inrush current through the output capacitors during soft start process. When the ENx pin is pulled above the rising threshold voltage, the related PWM initiates a soft-start process to ramp up the output voltage. The soft-start interval is 1.4ms(typical) and independent of the UGATE switching frequency.

Enable Controls

The JTMA8822/A/B/C has two independent enable controls for PWM part. When the ENx pin is high (ENILIMx=1) at standby mode, the PWMx initiates a soft-start process to ramp

up the output voltage. The PWM1 and PWM2 are controlled individually by EN1 and EN2. When EN1 and EN2 are both low, the chip is in its low-power standby state. The JTMA8822/B only consumes $80 \times A$ of current while in standby mode.

When the EN1 is high, the clock signal becomes available from VCLK pin. Both PWM outputs are discharged to low voltage by the soft stop method and both LDO outputs are discharged to 0V through a 50% switch in soft stop state. Driving EN1 and EN2 (logic AND) below low threshold clears the over-voltage, and under-voltage fault latches.

Charge Pump

The condition of the 270kHz clock signal can be used is that the EN1 is high. When VOUT1 regulates at 5V and the clock signal uses VOUT1 as its power supply, the charge pump circuit can generate 15V DC voltage approximately. The example of charge pump circuit is shown in typical application circuit.

Soft-Stop (PWMs)

In the event of PWM under-voltage or shutdown, the chip enables the soft-stop function. The soft-stop function discharges the PWM output voltages to low voltage by the soft stop method. The reference remains active to provide an accurate threshold and to provide over-voltage protection.

Power Good Indicator (PWMs)

POK is actively held low in shutdown, standby, and soft-start. In the soft-start process, the POK is an open-drain output, and it is released with enable delay after the latest ENx goes high (about 2ms typ.). In normal operation, the POK window is from 90% to its OVP threshold of the converter reference voltage. Both of VOUT1 and VOUT2 have to stay within this window for POK to be high (AND gated). In order to prevent false POK drop, capacitors need to parallel at the output to confine the voltage deviation with severe load step transient.

Under-Voltage Protection (PWMs)

In the process of operation, if a short-circuit occurs, the output voltage will drop quickly. When load current is bigger than current limit threshold value, the output voltage will fall out of the required regulation range. The undervoltage continually monitors the setting output voltage after soft-start is completed. If a load step is strong enough to pull the output voltage lower than the under-voltage threshold for at least 25xs, the PWM controller starts a soft-stop process to shut down the output gradually. As long as either of PWM channels triggers under-voltage, both of PWM channels active under-voltage protection and latched off when the soft-stop process is completed. The under-voltage threshold is 70% of the nominal output voltage. Under-voltage protection is ignored for at least 2ms (typical) after a rising edge on EN. Re-toggling EN1 and EN2 (logic AND) signal will clear the latch and bring the chip back to operation.

Function Description (Cont.)

Over Voltage Protection (OVP)

Should the output voltage of VOUT1 and VOUT2 increase over 25% of the setting voltage due to the high-side MOSFET failure or for other reasons, the over voltage protection will active. As long as either of PWM channels triggers over voltage, the other PWM channel will be soft stop state. Over voltage protection will force the low-side MOSFET gate driver fully turn on. This action actively pulls down the output voltage. When the OVP occurs, the POK pin will pull down and latch-off the converter. This OVP scheme only clamps the voltage overshoot, and does not invert the output voltage when otherwise activated with a continuously high output from low-side MOSFET driver. It's a common problem for OVP schemes with a latch. Once an over-voltage fault condition is set, it can be reset by re-toggling EN1 and EN2 (logic AND) signal.

Over-Temperature Protection

When the junction temperature increases above the rising threshold temperature 160 °C, the IC will enter the over temperature protection (OTP). When the OTP occurs, LDO and PWM controllers circuitry shuts down. It is non-latch protection.

Current Limit (PWMs)

The current limit circuit employs a "valley" current-sensing algorithm (See Figure 1). The JTMA8822/A/B/C uses the low-side MOSFET's RDS(ON) of the synchronous rectifier as a current-sensing element. If the magnitude of the current-sense signal at PHASE pin is above the current-limit threshold, the PWM is not allowed to initiate a new cycle. The actual peak current is greater than the current-limit threshold by an amount equal to the inductor ripple current. Therefore, the exact current-limit characteristic and maximum load capability are a function of the sense resistance, inductor value, and input voltage.




Figure 1. Current-Limit Algorithm

Both PWM controllers use the low-side MOSFETs on-resistance $R_{\text{DS}(\text{ON})}$ to monitor the current for protection against shorted outputs. The MOSFET's $R_{\text{DS}(\text{ON})}$ is varied by temperature and gate to source voltage, the user should determine the maximum $R_{\text{DS}(\text{ON})}$ in manufacture's datasheet.

The current Limit threshold of JTMA8822/A/B/C is adjusted with an external resistor. For JTMA8822A, the ENILIMx pin adjustment range is from 515mV to 2V. In the adjustable mode, the current-limit threshold voltage is 1/8th the voltage at ILIMx pin. As shown in Figure 2, The ILIMx pin can source $10 \times A$. The voltage at ILIMx pin is equal to $10 \times A$ x RILIM. The logic current limit threshold is default to 250mV value if voltage at ILIMx pin is above 2V(ENILIMx is 5V). The relationship between the sampled voltage VILIM and the current limit threshold ILIMIT is given by:

$$\frac{1}{8} \cdot \text{VILIMX} = \text{ILIMIT} \cdot \text{RDS(ON)} \qquad \qquad ---\text{JTMA8822/B/C}$$

$$\frac{1}{8} \cdot \text{VENILIMX} = \text{ILIMIT} \cdot \text{RDS(ON)} \qquad \qquad ---\text{JTMA8822A}$$

Where VILIMX is the voltage at the ILIMx pin. RDS(ON) is the low side MOSFETs conducive resistance. ILIMIT is the setting current limit threshold. ILIMIT can be expressed as IOUT minus half of peak-to-peak inductor current.

The PCB layout guidelines should ensure that noise and DC errors do not corrupt the current-sense signals at PHASE. Place the hottest power MOSEFTs as close to the IC as possible for best thermal coupling. When combined with the under-voltage protection circuit, this current-limit method is effective in almost every circumstance.

Function Description (Cont.)




Figure 2. Current-Limit Setting Block Diagram

Table 1. Operating Mode Truth Table

MODE	COND	ITION	COMMENT
Run	JTMA8822/B/C	ENx = 1	PWM is in normal operation.
	JTMA8822A	ENLDO = 1, ENILIMx = 1	
Standby &	JTMA8822/B	ENx = 0	PWMx is in shutdown with soft stop, and then LDO5 is also in shutdown with discharge function after soft stop function in PWMx is completed. LDO3 is active.
Clariday &	JTMA8822C ENx=0		PWMx is in shutdown with soft stop function. LDO3 and LDO5 are active.
Soft	JTMA8822A	ENILIMx=0, ENLDO=1	PWMx is in shutdown with soft stop function. LDO3 and LDO5 are active.
Shutdown	JTMA8822/B/C	-	-
Chalaown	JTMA8822A	ENLDO=0	PWMx is in shutdown with soft stop, and then LDOx is also in shutdown with discharge function after soft stop function in PWMx is completed. In this mode, all circuitry is off.
UVP	Either Vout1, or Vout2 < 70% of nominal output voltage		The soft stop function will enable to pull low output voltage. LDOx is active. Reset by toggling EN1 and EN2 (logic AND). This action will re-start LDO5 at the same time. (For JTMA8822/B).
OVP	Either VouT1 and VouT2>125% of normal output voltage		LGATE of the PWM channel, which occurs OVP event is forced high, the other PWM channel is in shutdown with soft stop. LDOx is active. Reset by toggling EN1 and EN2 (logic AND). This action will re-start LDO5 at the same time. (For JTMA8822/B).
ОТР	T _J > +160 °C		All circuitry off. It is non-latch protection after the junction temperature cools by 25 $^{\circ}\!$

Function Description (Cont.)

Table 2. Power-Up Control Logics

For JTMA8822/B

V _{EN1}	V _{EN2}	LDO5	LDO3	PWM1	PWM2	VCLK
Low	Low	OFF	ON	OFF	OFF	OFF
High	High	ON	ON	ON	ON	ON
High	Low	ON	ON	ON	OFF	ON
Low	High	ON	ON	OFF	ON	OFF

For JTMA8822C

V _{EN1}	V _{EN2}	LDO5	LDO3	PWM1	PWM2	VCLK
Low	Low	ON	ON	OFF	OFF	OFF
High	High	ON	ON	ON	ON	ON
High	Low	ON	ON	ON	OFF	ON
Low	High	ON	ON	OFF	ON	OFF

For JTMA8822A

VENLDO	VENILIM1	VENILIM2	LDO5	LDO3	PWM1	PWM2	VCLK
Low	Don't Care	Don't Care	OFF	OFF	OFF	OFF	OFF
0.8V~1.6V	Low	Low	ON	ON	OFF	OFF	OFF
0.8V~1.6V	High	High	ON	ON	ON	ON	OFF
0.8V~1.6V	High	Low	ON	ON	ON	OFF	OFF
0.8V~1.6V	Low	High	ON	ON	OFF	ON	OFF
>2.4V	Low	Low	ON	ON	OFF	OFF	OFF
>2.4V	High	High	ON	ON	ON	ON	ON
>2.4V	High	Low	ON	ON	ON	OFF	ON
>2.4V	Low	High	ON	ON	OFF	ON	OFF

Application Information

Output Voltage Selection

The output voltage of PWM1 can be adjusted from 2V to 5.5V with a resistor-driver at FB1 between VOUT1 and GND. Using 1% or better resistors for the resistive divider is recommended. The FB1 pin is the inverter input of the error amplifier, and the reference voltage is 2V. Take the example, the output voltage of PWM1 is determined by:

VOUTI =
$$2 \cdot \left[\begin{cases} 1 + \frac{R \text{ TOP1}}{R \text{ GND1}} \right]$$

Where R_{TOP1} is the resistor connected from V_{OUTI} to V_{FB1} and R_{GND1} is the resistor connected from FB1 to GND. Similarly, the output voltage of PWM2 can be alsoadjusted from 2V to 5.5V.

Output Inductor Selection

The duty cycle of a buck converter is the function of the input voltage and output voltage. Once an output voltage is fixed, it can be written as:

$$D = \frac{Vout}{V_{IN}}$$

The inductor value determines the inductor ripple current and affects the load transient reponse. Higher inductor value reduces the inductor's ripple current and induces lower output ripple voltage. The ripple current can be approxminated by:

$$I_{\text{RIPPLE}} = \frac{V_{\text{IN}} - V_{\text{OUT}}}{F_{\text{SW}} \cdot L} \cdot \frac{V_{\text{OUT}}}{V_{\text{IN}}}$$

Where F_{sw} is the switching frequency of the regulator. Increasing the inductor value and frequency will reduce the ripple current and voltage. However, there is a tradeoff between the inductor's ripple current and the regulator load transient response time.

A smaller inductor will give the regulator a faster load transient response at the expense of higher ripple current. Increasing the switching frequency (F sw) also reduces the ripple current and voltage, but it will increase the switching loss of the MOSFETs and the power dissipation of the converter. The maximum

ripple current occurs at the maximum input voltage. A good starting point is to choose the ripple current to be approximately 30% of the maximum output current.

Once the inductance value has been chosen, selecting an inductor is capable of carrying the required peak current without going into saturation. In some types of inductors, especially core that is made of ferrite, the ripple current will increase abruptly when it saturates. This will be result in a larger output ripple voltage.

Output Capacitor Selection

Output voltage ripple and the transient voltage deviation are factors that have to be taken into consideration when selecting an output capacitor. Higher capacitor value and lower ESR reduce the output ripple and the load transient drop. Therefore, selecting high performance low ESR capacitors is intended for switching regulator applications. In addition to high frequency noise related MOSFET turn-on and turn-off, the output voltage ripple includes the capacitance voltage drop and ESR voltage drop caused by the AC peak-to-peak current. These two voltages can be represented by:

$$\Box V_{COUT} = \frac{I_{RIPPLE}}{8C_{OUT}F_{SW}}$$

$$\Box V_{ESR} = I_{RIPPLE} \cdot R_{ESR}$$

These two components constitute a large portion of the total output voltage ripple. In some applications, multiple capacitors have to be paralleled to achieve the desired ESR value. If the output of the converter has to support another load with high pulsating current, more capacitors are needed in order to reduce the equivalent ESR and suppress the voltage ripple to a tolerable level. A small decoupling capacitor in parallel for bypassing the noise is also recommended, and the voltage rating of the output capacitors must also be considered.

To support a load transient that is faster than the switching frequency, more capacitors have to be used to reduce the voltage excursion during load step change. Another aspect of the capacitor selection is that the total AC current going through the capacitors has to be less than the rated RMS current specified on the capacitors to prevent the capacitor from over-heating.

Application Information (Cont.)

Input Capacitor Selection

The input capacitor is chosen based on the voltage rating and the RMS current rating. For reliable operation, select the capacitor voltage rating to be at least 1.3 times higher than the maximum input voltage. The maximum RMS current rating requirement is approximately lout/2, where lout is the load current. During power up, the input capacitors have to handle large amount of surge current. In low-duty notebook appliactions, ceramic capacitors are remmended. The capacitors must be connected between the drain of high-side MOSFET and the source of low-side MOSFET with very low-impeadance PCB layout.

MOSFET Selection

The application for a notebook battery with a maximum voltage of 24V, at least a minimum 30V MOSFETs should be used. The design has to trade off the gate charge with the RDS(ON) of the MOSFET:

- For the low-side MOSFET, before it is turned on, the body diode has been conducted. The low-side MOSFET driver will not charge the miller capacitor of this MOSFET.
- In the turning off process of the low-side MOSFET, the load current will shift to the body diode first. The high dv/dt of the phase node voltage will charge the miller capacitor through the low-side MOSFET driver sinking current path. This results in much less switching loss of the low-side MOSFETs. The duty cycle is often very small in high battery voltage applications, and the low-side MOSFET will conduct most of the switching cycle; therefore, the less the RDS(ON) of the low-side MOSFET, the less the power loss. The gate charge for this MOSFET is usually a secondary consideration. The high-side MOSFET does not have this zero voltage switching condition, and because it conducts for less time compared to the low-side MOSFET, the switching loss tends to be dominant. Priority should be given to the MOSFETs with less gate charge, so that both the gate driver loss and switching loss will be minimized

The selection of the N-channel power MOSFETs are determined by the RDS(ON), reversing transfer capacitance

(CRSS) and maximum output current requirement. The losses in the MOSFETs have two components: conduction loss and transition loss. For the high-side and low-side MOSFETs, the losses are approximately given by the following equations:

$$\begin{split} P_{\text{high-side}} &= Iout (1 + TC)(R_{DS(ON)})D + (0.5)(Iout)(V_{IN})(tsw)F_{SW} \\ P_{Iow\text{-side}} &= Iout (1 + TC)(R_{DS(ON)})(1 - D) \end{split}$$

Where

I is the load current

TC is the temperature dependency of RDS(ON)

Fsw is the switching frequency

tsw is the switching interval

D is the duty cycle

Note that both MOSFETs have conduction losses while the high-side MOSFET includes an additional transition loss. The switching internal, t sw, is the function of the reverse transfer capacitance C_{RSS} . The (1+TC) term is to factor in the temperature dependency of the $R_{DS(ON)}$ and can be extracted from the " $R_{DS(ON)}$ vs Temperature" curve of the power MOSFET.

Layout Consideration

In any high switching frequency converter, a correct layout is important to ensure proper operation of the regulator. With power devices switching at higher frequency, the resulting current transient will cause voltage spike across the interconnecting impedance and parasitic circuit elements. As an example, consider the turn-off transition of the PWM MOSFET. Before turn-off condition, the MOSFET is carrying the full load current. During turn-off, current stops flowing in the MOSFET and is freewheeling by the lower MOSFET and parasitic diode. Any parasitic inductance of the circuit generates a large voltage spike during the switching interval. In general, using short and wide printed circuit traces should minimize interconnecting impedances and the magnitude of voltage spike. And signal and power grounds are to be kept separating and finally combined to use the ground plane construction or single point grounding. The best tie-point between the signal ground and the power ground is at the negative side of the output capacitor on each channel, where there is less noise. Noisy traces beneath the IC are not recommended. Below is a checklist for your layout:

Application Information (Cont.)

Layout Consideration (Cont.)

 Keep the switching nodes (UGATEx, LGATEx, BOOTx, and PHASEx) away from sensitive small signal nodes (ILIMx, and FBx) since these nodes are fast moving signals. Therefore, keep traces to these nodes as short as possible and there should be no other weak signal traces in parallel with theses traces on any layer.

0.5mm 3 0.2mm

0.4mm

The signals going through theses traces have both high dv/dt and high di/dt, with high peak charging and discharging current. The traces from the gate drivers to the MOSFETs (UGATEx and LGATEx) should be short and wide.

1.66 mm 0.17mm

3mm

Place the source of the high-side MOSFET and the drain of the low-side MOSFET as close as possible. Minimizing the impedance with wide layout plane between the two pads reduces the voltage bounce of the node.

0.5mm

-33Decoupling capacitor, the resistor dividers, boot capacitors, and current-limit stetting resistor should be close to their pins. (For example, place the decoupling ceramic capacitor near the drain of the high-side MOSFET as close as possible. The bulk capacitors are also placednear the drain).

TQFN3x3-20


3m m

-33The input capacitor should be near the drain of upper MOSFET; the high quality ceramic decoupling capacitor can be put close to the VCC and GND pins; the output capacitor should be near the loads. The input capacitor GND should be close to the output caCopyri ght ♥ **JTMA** Electro nics Corp. Rev. A.2 -Nov., 2012

The drain of the MOSFETs (VIN and PHASEx nodes) should be a large plane for heat sinking. And PHASÉx pin traces are also the return path for UGATEx. Connect these pins to the respective converter's upper MOSFET source.

pacitor GND and the lower MOSFET GND.


- - -33The controller used ripple mode control. Build the re-
 - sistor divider close to the FB1 pin so that the high impedance trace is shorter when the output voltage is in ad justable mode. And the FB1 pin traces can't be close to the switching signal traces (UGATEx, LGATEx, BOOTx, and PHASEx).
 - -33The PGND trace should be a separate trace, and independently go to the source of the low-side MOSFETs for current-limit accuracy.



www.jtmic.com

Package Information


TQFN3x3-20



S	TQFN3x3-20					
S Y M B O L	MILLIMETERS		INCI	HES		
Õ	MIN.	MAX.	MIN.	MAX.		
Α	0.70	0.80	0.028	0.031		
A1	0.00	0.05	0.000	0.002		
АЗ	0.20	REF	0.008	REF		
b	0.15	0.25	0.006	0.010		
D	2.90	3.10	0.114	0.122		
D2	1.50	1.80	0.059	0.071		
Е	2.90	3.10	0.114	0.122		
E2	1.50	1.80	0.059	0.071		
е	0.40 BSC		0.016	BSC		
L	0.30	0.50	0.012	0.020		
K	0.20		0.008			
aaa	0.08		0.0	03		

Note: 1. Followed from JEDEC MO-220 WEEE

Carrier Tape & Reel Dimensions



Application	Α	Н	T1	С	d	D	W	E1	F
TOFNOWS SO	330±2.00	50 MIN.	12.4+2.00 -0.00	13.0+0.50 -0.20	1.5 MIN.	20.2 MIN.	12.0±0.30	1.75±0.10	5.5±0.05
TQFN3x3-20	P0	P1	P2	D0	D1	Т	A0	В0	K0
	4.0±0.10	8.0±0.10	2.0±0.05	1.5+0.10 -0.00	1.5 MIN.	0.6+0.00 -0.40	3.30±0.20	3.30±0.20	1.30±0.20

(mm)


Devices Per Unit

Package Type	Unit	Quantity
TQFN3x3-20	Tape & Reel	3000


Taping Direction Information

TQFN3x3-20





Classification Profile



Classification Reflow Profiles

Profile Feature	Sn-Pb Eutectic Assembly	Pb-Free Assembly
Preheat & Soak Temperature min (T _{smin}) Temperature max (T _{smax}) Time (T _{smin} to T _{smax}) (ts)	100 °C 150 °C 60-120 seconds	150 °C 200 °C 60-120 seconds
Average ramp-up rate (T _{smax} to T _P)	3 °C/second max.	3 °C/second max.
Liquidous temperature (TL) Time at liquidous (tL)	183 °C 60-150 seconds	217 °C 60-150 seconds
Peak package body Temperature (T _P)*	See Classification Temp in table 1	See Classification Temp in table 2
Time (t _P)** within 5°C of the specified classification temperature (T _c)	20** seconds	30** seconds
Average ramp-down rate (Tp to Tsmax)	6 °C/second max.	6 °C/second max.
Time 25°C to peak temperature	6 minutes max.	8 minutes max.

^{*} Tolerance for peak profile Temperature (Tp) is defined as a supplier minimum and a user maximum.

Classification Reflow Profiles (Cont.)

Table 1. SnPb Eutectic Process – Classification Temperatures (Tc)

Package	Volume mm ³	Volume mm ³	
Thickness	<350	€350	
<2.5 mm	235 °C	220 °C	
ε2.5 mm	220 °C	220 °C	

Table 2. Pb-free Process – Classification Temperatures (Tc)

Package Thickness	Volume mm ³ <350	Volume mm ³ 350-2000	Volume mm ³ >2000
<1.6 mm	260 °C	260 °C	260 °C
1.6 mm – 2.5 mm	260 °C	250 °C	245 °C
ε2.5 mm	250 °C	245 °C	245 °C

Reliability Test Program

Test item	Method	Description
SOLDERABILITY	JESD-22, B102	5 Sec, 245°C
HOLT	JESD-22, A108	1000 Hrs, Bias @ T _j =125°C
PCT	JESD-22, A102	168 Hrs, 100%RH, 2atm, 121°C
TCT	JESD-22, A104	500 Cycles, -65°C~150°C
НВМ	MIL-STD-883-3015.7	VHBM≧2KV
MM	JESD-22, A115	VMM≧200V
Latch-Up	JESD 78	10ms, 1tr≥100mA

^{**} Tolerance for time at peak profile temperature (tp) is defined as a supplier minimum and a user maximum.

Customer Service

27

www.jtmic.com

Copyright ♥ JTMA Electronics Corp. Rev. A.2 - Nov., 2012