
Two-Phase Buck PWM Controller with Integrated MOSFET Drivers

Features

- **Voltage-Mode Operation with Current Sharing**
 - Adjustable Feedback Compensation
 - Fast Load Transient Response
- Operate with 8V~13.2 Vcc Supply Voltage
- Programmable 3-Bit DAC Reference -±1.5% System Accuracy Over-Temperature
- **Support Single- and Two-Phase Operations**
- 5V Linear Regulator Output on 5VCC
- **Lossless Inductor DCR Current Sensing**
- Fixed 300kHz Operating Frequency Per Phase
- **Power-OK Indicator Output**
 - Regulated 1.5V on POK
- Adjustable Over-Current Protection (OCP)
- Accurate Load Line (DROOP) Programming
- Adjustable Soft-Start
- Over-Voltage Protection (OVP)
- **Under-Voltage Protection (UVP)**
- **Over-Temperature Protection (OTP)**
- QFN4x4 24-Lead Package (QFN4x4-24A)
- **Lead Free and Green Devices Available** (RoHS Compliant)

Simplified Application Circuit



General Description

The JTMA7088, two-phase PWM control IC, provides a precision voltage regulation system for advanced graphic microprocessors in graphics card applications. The integration of power MOSFET drivers into the controller IC reduces the number of external parts for a cost and space saving power management solution.

The JTMA7088 uses a voltage-mode PWM architecture, operating with fixed-frequency, to provide excellent load 8~12V Gate Drivers with Internal Bootstrap Diode transient response. The device uses the voltage across the DCRs of the inductors for current sensing. Load line voltage positioning (DROOP), channel-current balance, and over-current protection are accomplished through continuous inductor DCR current sensing.

> The MODE pin programs single- or two- phase operation. When IC operates in two-phase mode normally, it can transfer two-phase mode to single phase mode at liberty. Nevertheless, once operates in single-phase mode, the operation mode is latched. It is required to toggle SS or 5VCC pin to reset the IC. Such feature of the MODE pin makes the JTMA7088 ideally suitable for dual power input applications, such as PCIE interfaced graphic cards. This control IC's protection features include a set of sophisticated over-temperature, over-voltage, undervoltage, and over-current protections. Over-voltage results in the converter turning the lower MOSFETs on to clamp the rising output voltage and protects the microprocessor. The over-current protection level is set through external resistors. The device also provides a power-on-reset function and a programmable soft-start to prevent wrong operation and limit the input surge current during power-on or start-up.

The JTMA7088 is available in a QFN4x4-24A package.

Applications

- **Graphics Card GPU Core Power Supply**
- Motherboard Chipset or DDR SDRAM Core Power Supply
- On-Board High Power PWM Converter with **Output Current up to 60A**


JIATAIMU reserves the right to make changes to improve reliability or manufacturability without notice, and advise customers to obtain the latest version of relevant information to verify before placing orders.

Ordering and Marking Information

JTMA7088		Assembly Material Handling Code Temperature Range Package Code	Package Code QA: QFN4x4-24A Operating Ambient Temperature Range E: -20 to 70 C ° Handling Code TR: Tape & Reel Assembly Material G: Halogen and Lead Free Device
JTMA7088 QA :	JTMA7088 XXXXX		XXXXX - Date Code

Note: JIATAIMU lead-free products contain molding compounds/die attach materials and 100% matte tin plate termination finish; which are fully compliant with RoHS. JIATAIMU lead-free products meet or exceed the lead-free requirements of IPC/JEDEC J-STD-020D for MSL classification at lead-free peak reflow temperature. JIATAIMU defines "Green" to mean lead-free (RoHS compliant) and halogen free (Br or Cl does not exceed 900ppm by weight in homogeneous material and total of Br and Cl does not exceed 1500ppm by weight).

Pin Configuration



Absolute Maximum Ratings (Note 1)

Symbol	Parameter		Rating	Unit
Vcc	VCC Supply Voltage (VCC to AGND)		-0.3 ~ 15	V
VBOOT1/2	BOOT1/2 Voltage (BOOT1/2 to PHASE1/2)		-0.3 ~ 15	V
	UGATE1/2 Voltage (UGATE1/2 to PHASE1/2)	<200ns pulse width >200ns pulse width	-5 ~ Vвоот1/2+5 -0.3 ~ Vвоот1/2+0.3	V
	LGATE1/2 Voltage (LGATE1/2 to PGND)	<200ns pulse width >200ns pulse width	-5 ~ Vcc+5 -0.3 ~ Vcc+0.3	V
	PHASE1/2 Voltage (PHASE1/2 to PGND)	<200ns pulse width >200ns pulse width	-10 ~ 30 -2 ~ 15	V

Absolute Maximum Ratings (Cont.) (Note 1)

Symbol	Parameter	Rating	Unit
	BOOT1/2 to AGND Voltage <200ns pulse wi >200ns pulse wi		V
V ₅ VCC	5VCC Supply Voltage (5VCC to AGND, Vsvcc < Vcc +0.3V)	-0.3 ~ 7	V
VMODE	MODE to AGND Voltage	-0.3 ~ 7	V
	Input Voltage (SS, FB, COMP, DROOP, CSP1/2, CSN1/2, VID0/AGND)	-0.3 ~ V ₅ vcc +0.3	V
	PGND to AGND Voltage	-0.3 ~ +0.3	V
PDMAX	Maximum Power Dissipation	Limited Internally	W
	Maximum Junction Temperature	150	°C
Тѕтс	Storage Temperature Range	-65 ~ 150	°C
Tsdr	Maximum Soldering Temperature, 10 Seconds	260	°C

Note 1: Absolute Maximum Ratings are those values beyond which the life of a device may be impaired. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Thermal Characteristics

Symbol	Parameter	Rating	Unit
\JA	Junction-to-Ambient Resistance (Note 2) QFN4x4-24A	45	°C/W
\JC	Junction-to-Case Resistance (Note 3) QFN4x4-24A	7	

Note 2: \(\textsquare{A}\) is measured with the component mounted on a high effective thermal conductivity test board in free air. The exposed pad of QFN4x4-24A is soldered directly on the PCB.

Note 3: The case temperature is measured at the center of the exposed pad on the underside of the QFN4x4-24A package.

Recommended Operating Conditions (Note 4)

Symbol	Parameter	Range	Unit
Vcc	VCC Supply Voltage	8 ~ 13.2	V
V ₅ VCC	5VCC Supply Voltage (V₅vcc < Vcc +0.3V)	5 ± 5%	V
Vоит	Converter Output Voltage	0.85 ~ 2.5	V
V _{IN1}	PWM 1 Converter Input Voltage	3.1 ~ 13.2	V
V _{IN2}	PWM 2 Converter Input Voltage	3.1 ~ 13.2	V
Іоит	Converter Output Current	~ 60	Α
TA	Ambient Temperature	-20 ~ 70	°C
Тл	Junction Temperature	-20 ~ 125	°C
Cvcc	Linear Regulator Output Capacitor	0.8 ~ 15	∞F
C ₅ vcc	5VCC Linear Regulator Output Capacitor	0.8 ~ 15	∞F

Note 4: Refer to the typical application circuits.

JTMA7088

Electrical Characteristics

Refer to the typical application circuits. These specifications apply over $V_{IN}=12V$, $V_{OUT}=1.2V$ and $T_{A}=-20 \sim 70$ °C, unless otherwise specified. Typical values are at $T_{A}=25$ °C. The V_{5VCC} is supplied by the internal regulator.

Symbol	Parameter	Test Conditions		JTMA708	88	Unit	
Зуппоп	raianietei	rest conditions	Min.	Тур.	Max.	Oiiit	
SUPPLY CU	RRENT			•			
Icc	VCC Nominal Supply Current	UGATEx and LGATEx Open, FB forced above regulation point	-	5	10	mA	
Isp	VCC Shutdown Supply Current	SS=GND	-	5	-	mA	
POWER-ON	-RESET (POR) AND OPERATION PH	ASE SELECTION					
V ₅ VCC_THR	5VCC Rising Threshold Voltage		4.2	4.5	4.8	V	
	5VCC POR Hysteresis		0.4	0.58	0.76	V	
	MODE Rising Threshold Voltage	V _{MODE} Rising	0.77	0.8	0.83	V	
Imode	MODE Pin Input Current		-100	-	+100	nA	
5VCC LINE	AR REGULATOR			•			
VREG_5VCC	Output Voltage	Io = 0A, Vcc =8V	4.75	5	5.25	V	
	Line Regulation	Io = 0A, Vcc = 8V ~ 13.2V	-20	-	20	mV	
	Load Regulation	Io = 3mA, Vcc > 8V	-200	-	200	mV	
	Current-Limit	5VCC = GND	20	30	-	mA	
REFERENCI	E VOLTAGE			·	•	<u>.I</u>	
	Accuracy	T _A =25°C	-1	-	+1	%	
	Accuracy	Over-temperature	-1.5	-	+1.5	70	
I _{FB}	FB Pin Input Current		-100	-	+100	nA	
	VID0/1/2 Logic High Threshold		1.2	-	-	V	
	VID0/1/2 Logic Low Threshold		-	-	0.5	V	
	VID0/1/2 Pull-high Current		-	1	-	αA	
VPOK	POK Output Voltage		-	1.5	-	V	
	DOK Assurasy	Io = 0~3mA, T _A =25°C	-2	-	+2	0/	
	POK Accuracy	Io = 0~3mA, Over-temperature	-3	-	+3	- %	
	POK Current-Limit	POK = GND	4	8	15	mA	
	POK Pull-Low Resistance	Ірок = 5mA	-	70	100	&	
ERROR AMI	PLIFIER			I.		.1	
	DC Gain	R _L = 10k& to the ground	-	85	-	dB	
	Gain-Bandwidth Product	$C_L = 100 pF$, $R_L = 10 k$ % to the ground	-	20	-	MHz	
	Slew Rate	C _L = 100pF, I _O = ±400∝A	-	8	-	V/∝s	
	Upper Clamp Voltage	Io = 1mA	2.7	3.0	-	V	
	Lower Clamp Voltage	Io = -1mA	-	-	0.1	V	
	COMP Pull-Low Resistance	In fault or shutdown condition	-	2	-	k&	
OSCILLATO	PR	-		<u>I</u>	1	1	
Fosc	Oscillator Frequency		255	300	345	kHz	
□Vosc1/2	Oscillator Sawtooth Amplitude		-	1.5	-	V	
	Maximum Duty Cycle		85	88	-	%	


JTMA7088


Electrical Characteristics (Cont.)


Refer to the typical application circuits. These specifications apply over $V_{IN}=12V$, $V_{OUT}=1.2V$ and $T_{A}=-20 \sim 70^{\circ}C$, unless otherwise specified. Typical values are at $T_{A}=25^{\circ}C$. The V_{5VCC} is supplied by the internal regulator.


Symbol	Parameter	Test C	onditions		JTMA708	8	Unit
Cymbol	i didilictor	10010	onanions	Min.	Тур.	Max.	1
MOSFET	GATE DRIVERS						
	UGATE1/2 Source Current	VBOOT = 12V, Vuo	ATE-VPHASE = 2V	-	2.6	-	Α
	UGATE1/2 Sink Current	VBOOT = 12V, Vuo	ATE-VPHASE = 2V	-	1	-	Α
	LGATE1/2 Source Current	Vcc = 12V, VLGAT	≡ = 2V	-	2.6	-	Α
	LGATE1/2 Sink Current	Vcc =12V, VLGATE = 2V		-	1.4	-	Α
	UGATE1/2 Source Resistance	Vвоот = 12V, 100	mA Source Current	-	2.5	3.75	&
	UGATE1/2 Sink Resistance	Vвоот = 12V, 100	mA Sink Current	-	2	3	&
	LGATE1/2 Source Resistance	Vcc = 12V, 100m	A Source Current	-	2	3	&
	LGATE1/2 Sink Resistance	Vcc = 12V, 100m	A Sink Current	-	1.4	2.1	&
ΤD	Dead-Time			-	30	-	ns
CURREN	T SENSE AND DROOP FUNCTION				•	•	
Icsp	CSP1/2 Pin Input Current			-100	-	+100	nA
Icsn	CSN CSN1/2 Maximum Output Current	D 01.0	Sourcing current	80	-	-	^
ICSN	CSIV1/2 Maximum Output Current	$R csn_{1/2} = 2k\&,$	Sinking current	15	-	-	∞A
	Current Sense Amplifier Bandwidth			-	3	-	MHz
	DROOP Output Current Accuracy	RDROOP = 2k&, VDROOP =0.005V		-	50	-	∞A
	DROOP Accuracy	□Vfb = Vdroop/20, Vdroop=1V		-5	-	+5	mV
	Current Difference Between			-10	_	+10	%
	Channel1/2 and Average Current			-10	_	+10	70
SOFT-ST	ART AND ENABLE						
Iss	Soft-Start Current Source	Flowing out of SS	S pin	8	10	12	∞A
	Soft-Start Complete Threshold			-	3.2	-	V
	SS Pull-low Resistance			-	10	18	k&
POWER (OK AND PROTECTIONS						
	Over-Current Trip Level	Ics1 + Ics2		110	120	140	∝A
Vuv	FB Under-Voltage Threshold	~ 2∞s noise filter Percentage of V _F	, V _{FB} falling, at Error Amplifier	40	50	60	%
V _{POK_L}	POK Lower Threshold			-	87.5	-	%
Vov, Vpok_h	FB Over-Voltage Threshold and POK Upper Threshold	~ 2∞s noise filter Percentage of V _F	, V _{FB} rising at Error Amplifier	115	125	135	%
	FB Over-Voltage Hysteresis	, , ,	•	-	60	80	mV
Totr	Over-Temperature Trip Level	T _J rising		_	150	-	°C
	Over-Temperature Hysteresis	<u> </u>		_	50	_	°C


Typical Operating Characteristics
















Operating Waveforms

Power On




CH1: Vsvcc (5V/div) CH2: Vcomp (1V/div) CH3: Vss (5V/div) CH4: Vout (1V/div) Time: 5ms/div

Power Off




CH1: V₅vcc (5V/div) CH2: V_{COMP} (1V/div) CH3: V_S (5V/div) CH4: V_{OUT} (1V/div) Time: 5ms/div

Enable by SS Pin



CH1: Vss (2V/div) CH2: Vcomp (1V/div) CH3: Vout (1V/div) Time: 10ms/div


Shutdown by SS Pin



CH1: Vss (2V/div) CH2: Vcomp (1V/div) CH3: Vout (1V/div) Time: 10ms/div


Operating Waveforms (Cont.)

Power On Without VIN2 Voltage




CH1: Vout (1V/div) CH2: V_{PHASE1} (10V/div) CH3: V_{PHASE2} (2V/div) CH4: Vss (2V/div) Time: 5ms/div

Under-Voltage Protection (UVP)




CH1: VFB (500mV/div) CH2: VPHASE1 (10V/div) CH3: VPHASE2 (10V/div) CH4: Vss (2V/div) Time: 500∞s/div

Load Transient , 0A==>40A



CH1: VPHASE1 (20V/div)
CH2: IPHASE2 (20A/div)
CH3: Vout (AC, 200mV/div)
CH4: Iout (10A/div)
Time: 20cs/div

Load Transient , 40A==>0A




CH1: VPHASE1 (20V/div)
CH2: IPHASE2(20A/div)
CH3: VOUT (AC, 200mV/div)
CH4: IOUT (10A/div)

Time: 20∞s/div


Operating Waveforms (Cont.)

OCP at Slow Slew IouT




CH1: IL1 (10A/div) CH2: IL2 (10A/div) CH3: Vss (5V/div) CH4: Vout (1V/div) Time: 5ms/div

Short-Circuit Test After Power On




CH1: IL1 (10A/div) CH2: IL2 (10A/div) CH3: Vss (5V/div) CH4: Vout (1V/div) Time: 5ms/div

Short-Circuit Test Before Power On



CH1: IL1 (10A/div) CH2: IL2 (10A/div) CH3: Vss (5V/div) CH4: Vout (1V/div) Time: 5ms/div

OVP After Power On



CH1: VFB (500mV/div) CH2: Vss (2V/div) CH3: VLG1 (10V/div) CH4: VLG2 (10V/div) Time: 100∝s/div

JTMA7088

Pin Description


	PIN	ELINCTION
NO.	NAME	FUNCTION
1	UGATE1	High-side Gate Driver Output for channel 1. Connect this pin to the gate of high-side MOSFET. This pin is monitored by the adaptive shoot-through protection circuitry to determine when the high-side MOSFET has turned off.
2	BOOT1	Bootstrap Supply for the floating high-side gate driver of channel 1. Connect the Bootstrap capacitor between the BOOT1 pin and the PHASE1 pin to form a bootstrap circuit. The bootstrap capacitor provides the charge to turn on the high-side MOSFET. Typical values for Cboot ranged from 0.1 ∞ F to
3	5VCC	Internal Regulator Output. This is the output pin of the linear regulator, which is converting power from VCC and provides output current up to 20 mA minimums for internal bias and external usage.
4	AGND	Signal Ground for the IC. All voltage levels are measured with respect to this pin. Tie this pin to ground island/plane through the lowest impedance connection available.
5	MODE	Operation Phase Selection Input. Pulling this pin lower than 0.64V sets two-phase operation with both channels enabled. Pulling this pin higher than 0.8V sets single-phase operation with the channel 2 disabled. Once operating in single-phase mode, the operation mode is latched. It is required to toggle SS or 5VCC pin to reset the IC.
6	CSP1	Positive Input of current sensing Amplifier for channel 1. This pin combined with CSN1 senses the inductor current through an RC network.
7	CSN1	Negative Input of current sensing amplifier for channel 1. This pin combined with CSP1 senses the inductor current through an RC network.
8	CSN2	Negative Input of current sensing amplifier for channel 2. This pin combined with CSP2 senses the inductor current through an RC network.
9	CSP2	Positive Input of current sensing Amplifier for Channel 2. This pin combined with CSN2 senses the inductor current through an RC network.
10	DROOP	Load Line (droop) Setting. Connect a resistor between this pin and AGND to set the droop. A sourcing current, proportional to output current is present on the DROOP pin. The droop scale factor is set by the resistors (connected with CSP1, CSP2, and DROOP), resistance of the output inductors and the internal voltage divider with the ratio of 5%.
11	VID0	This is one of the inputs for the internal DAC that provides the reference voltage for output regulation. This pin responds to logic threshold. The JTMA7088 decodes the VID inputs to establish the output voltage; see VID Tables for correspondence between DAC codes and output voltage settings. This pin is internally pulled high at floating status.
12	COMP	Error Amplifier Output. Connect the compensation network between COMP, FB, and Voυτ for Type 2
13	FB	Feedback Voltage. This pin is the inverting input to the error comparator. A resistor divider from the output to AGND is used to set the regulation voltage.
14	SS	Soft-start Current Output. Connect a capacitor from this pin to AGND to set the soft-start interval. Pulling the voltage on this pin below 0.5V causes COMP to pull low and then shuts off the output.
15	VID1	One of DAC Inputs, same as VID0 and VID2.
16	РОК	Power OK and 1.5V Reference Output. This pin is a reference output used to indicate the status of the voltages on SS pin and FB pin. POK provides 1.5V reference if V _{FB} > 87.5% of reference (V _R).
17	BOOT2	Bootstrap Supply for the floating high-side gate driver of channel 2. Connect the Bootstrap capacitor between the BOOT2 pin and the PHASE2 pin to form a bootstrap circuit. The bootstrap capacitor provides the charge to turn on the high-side MOSFET. Typical values for C_{BOOT} range from $0.1 \infty F$ to $1 \infty F$. Ensure that C_{BOOT} is placed near the IC.
18	UGATE2	High-side Gate Driver Output for Channel 2. Connect this pin to the gate of high-side MOSFET. This pin is monitored by the adaptive shoot-through protection circuitry to determine when the high-side MOSFET has turned off.
19	PHASE2	Switch Node for Channel 2. Connect this pin to the source of high-side MOSFET and the drain of the low-side MOSFET. This pin is used as sink for UGATE2 driver. This pin is also monitored by the adaptive shoot-through protection circuitry to determine when the high-side MOSFET has turned off. An Schottky diode between this pin and ground is recommended to reduce negative transient voltage that is common in a power supply system.

JTMA7088


Pin Description (Cont.)

P	PIN	FUNCTION
NO.	NAME	TONOTION
20	LGATE2	Low-side Gate Driver Output for Channel 2. Connect this pin to the gate of low-side MOSFET. This pin is monitored by the adaptive shoot-through protection circuitry to determine when the low-side MOSFET has turned off.
21	VID2	One of DAC Inputs, same as VID0 and VID1.
22	VCC	Supply Voltage Input. This pin provides bias supply for the low-side gate drivers and the bootstrap circuit for high-side drivers. This pin can receive a well-decoupled 8V~13.2V supply voltage. Ensure that this pin is bypassed by a ceramic capacitor next to the pin.
23	LGATE1	Low-side Gate Driver Output for Channel 1. Connect this pin to the gate of low-side MOSFET. This pin is monitored by the adaptive shoot-through protection circuitry to determine when the low-side MOSFET has turned off.
24	PHASE1	Switch Node for Channel 1. Connect this pin to the source of high-side MOSFET and the drain of the low-side MOSFET. This pin is used as sink for UGATT1 driver. This pin is also monitored by the adaptive shoot-through protection circuitry to determine when the high-side MOSFET has turned off. An Schottky diode between this pin and ground is recommended to reduce negative transient voltage, which is common in a power supply system.
25	PGND	Power Ground for the low-side gate drivers. Connect this pin to the source of low-side MOSFETs. This pin is used as sink for LGATE1 and LGATE2 drivers.

Block Diagram



Typical Application Circuit



Function Description

5VCC Linear Regulator

5VCC is the output terminal of the internal 5V linear regulator which regulates a 5V voltage on 5VCC by controlling an internal bypass transistor between VCC and 5VCC. The linear regulator powers the internal control circuitry and is stable with a low-ESR ceramic output capacitor. Bypass 5VCC to GND with a ceramic capacitor of at least 1∞F. Place the capacitor physically close to the IC to provide good noise decoupling. The linear regulator can also provide output current, up to 20mA, for external loads. The linear regulator with current-limit protection can protect itself during over-load or short-circuit conditions on 5VCC pin.

The 5VCC linear regulator stop regulating in Over-Temperature Protection. When the junction temperature is cooled by 50_°C, the 5VCC linear regulator starts to regulate the output voltage again.

5VCC Power-On-Reset (POR)

Figure 1 shows the power sequence. The JTMA7088 keeps monitoring the voltage on 5VCC pin to prevent wrong logic operations which may occur when 5VCC voltage is not high enough for the internal control circuitry to operate. The 5VCC POR has a rising threshold of 4.6V (typical) with 0.58V of hysteresis. After the 5VCC voltage exceeds its rising Power-On-Reset (POR) voltage threshold, the IC starts a start-up process and then ramps up the output voltage to the setting of output voltage. The 5VCC POR signal resets the fault latch, set by the under-voltage or over-current event, when the signal is at low level.




Figure 1. Power Sequence

When soft-start is initiated, the internal $10 \propto A$ current source starts to charge the capacitor. When the soft-start voltage across the soft-start capacitor reaches the enabled threshold about 0.8 V ($V_{\text{SS_VT}}$), the internal reference starts to rise and follows the soft-start voltage with converter operating at fixed 300kHz PWM switchin g frequency. When output voltage rises up to 87.5% of the regulation voltage, the power-ok is enabled. The soft-start time (from the moment of enabling the IC to the moment when V_{POK} goes high) can be expressed as below:

$$T_{SS} = \frac{C_{SS} \cdot (V_{SS} - VT + V_{DAC} \cdot 0.875)}{I_{SS}}$$

where

Css= external soft-start capacitor

 $V_{\text{SS_VT}} = \text{internal soft-start threshold voltage, is about} \\ 0.8V$

V_{DAC}= Internal digital VID programmable reference voltage

Iss= soft-start current=10∞A

During soft-start stage, the under-voltage protection is inhibited. However, the over-voltage and over-current protection functions are enabled. If the output capacitor has residue voltage before start-up, both lower and upper MOSFETs are in off-state until the internal soft-start voltage equals the FB pin voltage. This will ensure the output voltage starts from its existing voltage level.

Operation Phase Selection

The MODE pin programs single- or two- phase operation. It has a typical value for rising threshold of 0.8V, VMODE_THR, with 0.16V of hysteresis (0.64V), VMODE_THF. When the MODE pin voltage is higher than the VMODE_THF. When the MODE pin voltage is lower than VMODE_THF and VIN2 supply voltage is above approximate 4V, the device operates in two-phase operation. This function makes the JTMA7088 ideally suitable for dual power input applications like PCIE interfaced graphic cards.

The figure 2 shows the power sources of the two channels. The input power of PWM1 converter is supplied by PCIE bus power and the input power of PWM2 converter is supplied by an external power. If the input power connector of PWM2 converter is not plugged into

Function Description (Cont.)

Operation Phase Selection (Cont.)

the socket before start-up, the internal $V_{\mathbb{N}2}$ sensing circuit can sense the absence of $V_{\mathbb{N}2}$ and set the IC to operate in single-phase mode with PWM2 disabled. When the IC operates in two-phase mode, it can switch the operating mode from two-phase to single-phase operation. Once operating in single-phase mode, the operation mode is latched. It is required to toggle SS or 5VCC pin to reset the IC.




Figure 2. VIN2 Sensing Circuit

Over-Voltage Protection (OVP)

The over-voltage protection function monitors the output voltage through FB pin. When the FB voltage increases over 125% of the reference voltage (V_R) due to the high-side MOSFET failure or other reasons, the over-voltage protection comparator designed with a 2∞ s noise filter will force the low-side MOSFET gate drivers high. This action actively pulls down the output voltage and eventually attempts to trigger the over-current shutdown of an ATX power supply. As soon as the output voltage is within regulation, the OVP comparator is disengaged. The chip will restore its normal operation. When the OVP occurs, the POK will drop to low as well.

This OVP scheme only clamps the voltage overshoot and does not invert the output voltage when otherwise activated with a continuously high output from low-side MOSFETs driver, which is a common problem for OVP schemes with a latch.

Under-Voltage Protection (UVP)

In the operational process, when a short-circuit occurs, the output voltage will drop quickly. Before the over-cur-

rent protection responds, the output voltage will fall out of the required regulation range. The under-voltage continually monitors the V_{FB} voltage after soft-start is completed. If a load step is strong enough to pull the output voltage lower than the under-voltage threshold, the IC shuts down converter's output. Cycling the 5VCC POR resets the fault latch and starts a start-up process. The under-voltage threshold is 50% of the nominal output voltage. The under-voltage comparator has a built-in $2 \infty s$ noise filter to prevent the chips from wrong UVP shutdown being caused by noise.

Over-Current Protection (OCP)

Figure 3 shows the circuit of sensing inductor current.

Connecting a series resistor (R $_{\rm S}$) and a capacitor (C $_{\rm S}$) network in parallel with the inductor and measuring the voltage (V $_{\rm C}$) across the capacitor can sense the inductor current.




Figure 3. Illustration of Inductor Current Sensing Circuit

The equations of the sensing network are,

$$VL(s)=IL(s) \cdot (SL+DCR)$$

$$Vc(S) = VL(S) \cdot \frac{1}{1 + SR_SC_S} = \frac{IL(S) \cdot (SL + DCR)}{1 + SR_SC_S}$$

Take

$$RsCs = \frac{L}{DCR}$$

for example, if the above is true, the voltage across the capacitor $C_{\rm S}$ is equal to voltage drop across the inductor DCR, and the voltage $V_{\rm C}$ is proportional to the current I_L. The sensing current through the resistor R2 can be expressed as below :

Function Description (Cont.)

Over-Current Protection (OCP) (Cont.)

where

Ics is the sensed current
I∟ is the inductor current
DCR is the inductor resistance
R2 is the sense resistor

The JTMA7088 is a two-phase PWM controller; therefore, the IC has two sensed current parts, I_{CS1} and I_{CS2} . When I_{CS1} plus I_{CS2} is greater than $120 \times A$, the over-current occurs. In over-current protection, the IC shuts off the converter and then initials a new soft-start process. After 3 over-current events are counted, the device turns off both high-side and low-side MOSFETs and the converter's output is latched to be floating.

Current Sharing

The JTMA7088 uses inductor's DCRs and external networks to sense the both currents flowing through the inductors of the PWM1 and PWM2 channels. The current sharing circuit, with closed-loop control, uses the sensed currents to adjust the two-phase inductor currents. For example, if the sensed current of PWM1 is bigger than PWM2, the duty of PWM1 will decrease and the duty of PWM2 will increase. Then, the device will reduce IL1 current and increase IL2 current for current sharing.

DROOP

In some high current applications, a requirement on precisely controlled output impedance is imposed. This dependence of output voltage on load current is often termed droop regulation.

As shown in figure 4, the droop control block generates a voltage through external resistor R $_{\mbox{\scriptsize DROOP}},$ then set the droop voltage. The droop voltage, $V_{\mbox{\tiny DROOP}},$ is proportional to the total current in two channels. As the following equation shows,

$$V_{\text{DROOP}} = 0.05 \cdot \left[\left(\text{Ics}_1 + \text{Ics}_2 \right) \cdot \text{Rdroop} \ \right]$$

The V_{DROOP} voltage is used the regulator to adjust the output voltage so that it's equal to the reference voltage minus the droop voltage.




Figure 4. Illustration of Droop Setting Function

Over-Temperature Protection (OTP)

When the junction temperature increases above the rising threshold temperature Totre, the IC will enter the overtemperature protection state that suspends the PWM, which forces the LGATE and UGATE gate drivers to output low voltages and turns off the 5VCC linear regulator output. The thermal sensor allows the converters to start a start-up process and regulate the output voltage again after the junction temperature cools by 50°C. The OTP is designed with a 50°C hysteresis to lower the average TJ during continuous thermal overload conditions, which increases lifetime of the JTMA7088.

Table 1. DAC Output Voltage vs. VID Inputs

VID2	VID1	VID0	DAC Output Voltage, VDAC (V)
0	0	0	1.20
0	0	1	1.15
0	1	0	1.10
0	1	1	1.05
1	0	0	1.00
1	0	1	0.95
1	1	0	0.90
1	1	1	0.85

Application Information

Output Voltage Setting

The output voltage is adjustable from 0.85V to 2.5V with a resistor-divider connected with FB, AGND, and converter's output. Using 1% or better resistors for the resistor-divider is recommended. The output voltage is determined by:

$$V_{OUT} = V_{DAC} \cdot \left[1 \right]_{+}^{L} = \frac{R_{TOP}}{R_{GND}}$$

Where V_{DAC} is the internal digital VID programmable reference voltage, the R_{TOP} is the resistor connected from converter's output to FB and R_{GND} is the resistor connected from FB to AGND. Suggested R_{GND} is in the range from 1K to 20K&. To prevent stray pickup, locate resistors R_{TOP} and R_{GND} close to the JTMA7088.

PWM Compensation

The output LC filter of a step down converter introduces a double pole, which contributes with -40dB/decade gain slope and 180 degrees phase shift in the control loop. A compensation network among COMP, FB, and V_{OUT} should be added. The compensation network is shown in Figure 8. The output LC filters consists of the output inductors and output capacitors. For two-phase convertor, when assuming $V_{\text{IN1}}=V_{\text{IN2}}=V_{\text{IN}}$, L1=L2=L, the transfer function of the LC filter is given by :


$$GAINLC = \frac{1 + s \cdot ESR \cdot Cout}{s^2 \cdot \frac{1}{2}L \cdot Cout + s \cdot ESR \cdot Cout + 1}$$

The poles and zero of this transfer functions are :

$$FLC = \frac{1}{2 \cdot \Box \cdot \sqrt{\frac{1}{2}} L \cdot Cout}$$

$$FESR = \frac{1}{2 \cdot \Box \cdot ESR \cdot Cout}$$

The F_{LC} is the double-pole frequency of the two-phase LC filters, and F_{ESR} is the frequency of the zero introduced by the ESR of the output capacitors.






Figure 6. Frequency Resopnse of the LC Filters

The PWM modulator is shown in figure 7. The input is the output of the error amplifier and the output is the PHASE node. The transfer function of the PWM modulator is given

Figure 7. The PWM Modulator


The compensation network is shown in figure 8. It provides a close loop transfer function with the highest zero crossover frequency and sufficient phase margin.

The transfer function of error amplifier is given by:

$$\begin{aligned} \text{GAIN}_{\text{AMP}} &= \frac{\text{V}_{\text{COMP}}}{\text{V}_{\text{OUT}}} = \frac{\frac{1}{\text{sC1}} \frac{1}{\sqrt{\frac{R2 + \frac{1}{2}}{\text{sC2}}}}}{\frac{1}{\sqrt{\frac{R2 + \frac{1}{2}}{\text{sC3}}}}} \\ &= \frac{\frac{1}{\text{sC1}} \frac{1}{\sqrt{\frac{R2 + \frac{1}{2}}{\text{sC3}}}}}{\frac{1}{\sqrt{\frac{R2 + \frac{1}{2}}{\text{sC3}}}}} \\ &= \frac{\frac{1}{\text{sC1}} \frac{1}{\sqrt{\frac{R2 + \frac{1}{2}}{\text{sC2}}}}}{\frac{1}{\sqrt{\frac{R2 + \frac{1}{2}}{\text{sC3}}}}} \\ &= \frac{\frac{1}{\text{sC1}} \frac{1}{\sqrt{\frac{R2 + \frac{1}{2}}{\text{sC2}}}}}{\frac{1}{\sqrt{\frac{R2 + \frac{1}{2}}{\text{sC3}}}}} \\ &= \frac{\frac{1}{\text{sC1}} \frac{1}{\sqrt{\frac{R2 + \frac{1}{2}}{\text{sC3}}}}}{\frac{1}{\sqrt{\frac{R2 + \frac{1}{2}}{\text{sC3}}}}} \\ &= \frac{1}{\sqrt{\frac{R2 + \frac{1}{2}}{\text{sC3}}}} \\ &= \frac{1}{\sqrt{\frac{R2 + \frac{1}{2}}}}} \\ &= \frac{1}{\sqrt{\frac{R2 + \frac{1}{2}}{\text{sC3}}}}} \\ &= \frac{1}{\sqrt{\frac{R2 + \frac{1}{2}}}}} \\ &= \frac{1}{\sqrt{\frac{R2 + \frac{1}}{2}}}} \\ &= \frac{1}{\sqrt{\frac{R2 + \frac{1}{2}}}}} \\ &= \frac{1}{\sqrt{\frac{R2$$

PWM Compensation (Cont.)

The pole and zero frequencies of the transfer function are:






Figure 8. Compensation Network

The closed loop gain of the converter can be written as:

Figure 9. shows the asymptotic plot of the closed loop converter gain, and the following guidelines will help to design the compensation network. Using the below guidelines should give a compensation similar to the curve plotted. A stable closed loop has a -20dB/ decade slope and a phase margin greater than 45 degree.

- 1. Choose a value for R1, usually between 1K and 5K.
- 2. Select the desired zero crossover frequency

$$F_0 = (1/5 \sim 1/10) X F_{SW}$$

Use the following equation to calculate R2:

R2 =
$$\frac{\Box V_{OSC}}{V_{IN}} \cdot \frac{F}{F_{LC}}$$

3. Place the first zero $F_{Z^{\dagger}}$ before the output LC filter double pole frequency F_{LC} .

$$F_{Z1} = 0.75 X F_{LC}$$

Calculate the C2 by the following equation:

$$C2 = \frac{1}{2 \cdot \Box \cdot R2 \cdot Flc \cdot 0.75}$$

4. Set the pole at the ESR zero frequency Fesr:

Calculate the C1 by the following equation:

$$C1 = \frac{C2}{2 \cdot \square \cdot R2 \cdot C2 \cdot Fesr \square 1}$$

5. Set the second pole F_{P2} at the half of the switching frequency and also set the second zero F_{Z2} at the output LC filter double pole F_{LC} . The compensation gain should not exceed the error amplifier open loop gain, check the compensation gain at F_{P2} with the capabilities of the error amplifier.

$$F_{P2} = 0.5 X F_{SW}$$

$$F_{Z2} = F_{LC}$$

Combine the two equations will get the following component calculations:

$$R3 = \frac{R1}{\frac{Fsw}{2 \cdot Flc}} \square 1$$

C3=
$$\frac{1}{\Box \cdot R3 \cdot Fsw}$$




Figure 9. Converter Gain and Frequency

Output Inductor Selection

The duty cycle (D) of a buck converter is the function of the input voltage and output voltage. Once an output voltage is fixed, it can be written as:

Output Inductor Selection (Cont.)

$$D = \frac{V_{OUT}}{V_{IN}}$$

For two-phase converter, the inductor value (L) determines the sum of the two inductor ripple currents, $\Box I_{P-P}$, and affects the load transient reponse. Higher inductor value reduces the output capacitors'ripple current and induces lower output ripple voltage. The ripple current can be approxminated by :

$$\Box I_{P-P} = - \frac{V_{IN} - 2V_{OUT}}{F_{SW} \cdot L} \cdot \frac{V_{OUT}}{V_{IN}}$$

Where F_{SW} is the switching frequency of the regulator. Although the inductor value and frequency are increased and the ripple current and voltage are reduced, a tradeoff exists between the inductor's ripple current and the regulator load transient response time.

A smaller inductor will give the regulator a faster load transient response at the expense of higher ripple current.

Increasing the switching frequency (F sw) also reduces the ripple current and voltage, but it will increase the switching loss of the MOSFETs and the power dissipation of the converter. The maximum ripple current occurs at the maximum input voltage. A good starting point is to choose the ripple current to be approximately 30% of the maximum output current. Once the inductance value has been chosen, select an inductor that is capable of carrying the required peak current without going into saturation. In some types of inductors, especially core that is made of ferrite, the ripple current will increase abruptly when it saturates. This results in a larger output ripple voltage.

Output Capacitor Selection

Output voltage ripple and the transient voltage deviation are factors that have to be taken into consideration when selecting output capacitors. Higher capacitor value and lower ESR reduce the output ripple and the load transient drop. Therefore, selecting high performance low ESR capacitors is recommended for switching regulator applications. In addition to high frequency noise related to MOSFET turn-on and turn-off, the output voltage ripple includes the capacitance voltage drop $\Box V_{\text{ESR}}$ caused by the AC peak-to-peak sum

of the inductor's current. The ripple voltage of output capacitors can be represented by:

$$\Box V_{COUT} = \frac{\Box I_{P \Box P}}{8 \cdot C_{OUT} \cdot F_{SW}}$$

$$\Box V_{ESR} = \Box I_{P \Box P} \cdot R_{ESR}$$

These two components constitute a large portion of the total output voltage ripple. In some applications, multiple capacitors have to be parallelled to achieve the desired ESR value. If the output of the converter has to support another load with high pulsating current, more capacitors are needed in order to reduce the equivalent ESR and suppress the voltage ripple to a tolerable level. A small decoupling capacitor in parallel for bypassing the noise is also recommended, and the voltage rating of the output capacitors must also be considered.

To support a load transient that is faster than the switching frequency, more capacitors are needed for reducing the voltage excursion during load step change. For getting same load transient response, the output capacitance of two-phase converter only needs around half of output capacitance of single-phase converter.

Another aspect of the capacitor selection is that the total AC current going through the capacitors has to be less than the rated RMS current specified on the capacitors in order to prevent the capacitor from over-heating.

Input Capacitor Selection

Use small ceramic capacitors for high frequency decoupling and bulk capacitors to supply the surge current needed each time high-side MOSFET turns on. Place the small ceramic capacitors physically close to the MOSFETs and between the drain of high-side MOSFET and the source of low-side MOSFET.

The important parameters for the bulk input capacitor are the voltage rating and the RMS current rating. For reliable operation, select the bulk capacitor with voltage and current ratings above the maximum input voltage and largest RMS current required by the circuit. The capacitor voltage rating should be at least 1.25 times greater than the maximum input voltage and a voltage rating of 1.5 times is a conservative guideline. For two-phase converter, the RMS current of the bulk input capacitor is roughly calculated as the following equation:

Input Capacitor Selection (Cont.)

For a through hole design, several electrolytic capacitors may be needed. For surface mount design, solid tantalum capacitors can be used, but caution must be exercised with regard to the capacitor surge current rating.

MOSFET Selection

The JTMA7088 requires two N-Channel power MOSFETs on each phase. These should be selected based upon R_{DS(ON)}, gate supply requirements, and thermal management requirements.

In high-current applications, the MOSFET power dissipation, package selection, and heatsink are the dominant design factors. The power dissipation includes two loss components, conduction loss and switching loss. The conduction losses are the largest component of power dissipation for both the high-side and the lowside MOSFETs. These losses are distributed between the two MOSFETs according to duty factor (see the equations below). Only the high-side MOSFET has switching losses since the low-side MOSFETs body diode or an external Schottky rectifier across the lower MOSFET clamps the switching node before the synchronous rectifier turns on. These equations assume linear voltagecurrent transitions and do not adequately model power loss due the reverse-recovery of the low-side MOSFET body diode. The gate-charge losses are dissipated by the JTMA7088 and don't heat the MOSFETs. However, large gate-charge increases the switching interval, tsw which increases the high-side MOSFET switching losses. Ensure that all MOSFETs are within their maximum junction temperature at high ambient temperature by calculating the temperature rise according to package thermal-resistance specifications. A separate heatsink may be necessary depending upon MOSFET power, package type, ambient temperature, and air flow. For the high-side and low-side MOSFETs, the losses are approximately given by the following equations:

$$P_{\text{high-side}} = I_{\text{OUT}} \left(\frac{1 + TC}{(1 + TC)(R_{\text{DS(ON)}})D + (0.5)(I_{\text{OUT}})(V_{\text{IN}})(I_{\text{SW}})F_{\text{SW}}}{(1 + TC)(R_{\text{DS(ON)}})(1 - D)}\right)$$

where

I is the load current out to is the temperature dependency of $R_{\text{DS(ON)}}$ Fsw is the switching frequency tsw is the switching interval D is the duty cycle

Note that both MOSFETs have conduction losses while the high-side MOSFET includes an additional transition loss. The switching interval, t sw, is the function of the reverse transfer capacitance C_{RSS}. The (1+TC) term is a factor in the temperature dependency of the R_{DS(ON)} and can be extracted from the "R_{DS(ON)} vs. Temperature" curve of the power MOSFET.

Layout Consideration

In any high switching frequency converter, a correct layout is important to ensure proper operation of the regulator. With power devices switching at higher frequency, the resulting current transient will cause voltage spike across the interconnecting impedance and parasitic circuit elements. As an example, consider the turn-off transition of the PWM MOSFET. Before turn-off condition, the MOSFET is carrying the full load current. During turn-off, current stops flowing in the MOSFET and is freewheeling by the low side MOSFET and parasitic diode. Any parasitic inductance of the circuit generates a large voltage spike during the switching interval. In general, using short, wide printed circuit traces should minimize interconnecting impedances and the magnitude of voltage spike. Besides, signal and power grounds are to be kept separating and finally combined using ground plane construction or single point grounding. The best tie-point between the signal ground and the power ground is at the negative side of the output capacitor on each channel, where there is less noise. Noisy traces beneath the IC are not recommended. Figure 10. illustrates the layout, with bold lines indicating high current paths; these traces must be short and wide. Components along the bold lines should be placed lose together. Below is a checklist for your layout:

Layout Consideration (Cont.)

- Keep the switching nodes (UGATEx, LGATEx, BOOTx, and PHASEx) away from sensitive small signal nodes since these nodes are fast moving signals. Therefore, keep traces to these nodes as short as possible and there should be no other weak signal traces in parallel with theses traces on any layer.
- The signals going through theses traces have both high dv/dt and high di/dt with high peak charging and discharging current. The traces from the gate drivers to the MOSFETs (UGATEx, LGATEx) should be short and wide.
- Place the source of the high-side MOSFET and the drain of the low-side MOSFET as close as possible. Minimizing the impedance with wide layout plane between the two pads reduces the voltage bounce of the node. In addition, the large layout plane between the drain of the MOSFETs (V_{IN} and PHASEx nodes) can get better heat sinking.
- For experiment result of accurate current sensing, the current sensing components are suggested to place close to the inductor part. To avoid the noise interference, the current sensing trace should be away from the noisy switching nodes.
- Decoupling capacitors, the resistor-divider, and boot capacitor should be close to their pins. (For example, place the decoupling ceramic capacitor close to the drain of the high-side MOSFET as close as possible).
- The input bulk capacitors should be close to the drain
 of the high-side MOSFET, and the output bulk capacitors should be close to the loads. The input capacitor's ground should be close to the grounds of the
 output capacitors and low-side MOSFET.
- Locate the resistor-divider close to the FB pin to minimize the high impedance trace. In addition, FB pin traces can't be close to the switching signal traces (UGATEX, LGATEX, BOOTX, and PHASEX).





Figure 10. Layout Guidelines


Package Information

QFN4x4-24A



S		QFN4*4-24A				
S Y MBOL	MILLIME	TERS	INCH	ES		
Ō	MIN.	MAX.	MIN.	MAX.		
Α	0.80	1.00	0.032	0.039		
A1	0.00	0.05	0.000	0.002		
А3	0.20	0.20 REF 0.008 REF				
b	0.18	0.30	0.007	0.012		
D	3.90	4.10	0.154	0.161		
D2	2.00	2.50	0.079	0.098		
Е	3.90	4.10	0.154	0.161		
E2	2.00	2.50	0.079	0.098		
е	0.50 BSC		0.020	BSC		
L	0.35	0.45	0.014	0.018		
K	0.20		0.008			
aaa	0.0	8	0.00	3		

Carrier Tape & Reel Dimensions



Application	Α	Н	T1	С	d	D	W	E1	F
OFN4:4 044	330.0±2.00	50 MIN.	12.4+2.00 -0.00	13.0+0.50 -0.20	1.5 MIN.	20.2 MIN.	12.0±0.30	1.75±0.10	5.5±0.05
QFN4x4-24A	P0	P1	P2	D0	D1	Т	A0	В0	K0
	4.0±0.10	8.0±0.10	2.0±0.05	1.5+0.10 -0.00	1.5 MIN.	0.6+0.00 -0.40	4.30±0.20	4.30±0.20	1.30±0.20


(mm)


Devices Per Unit

Package Type	Unit	Quantity
QFN4x4-24A	Tape & Reel	3000


Taping Direction Information

QFN4x4-24A





Classification Profile



Classification Reflow Profiles

Profile Feature	Sn-Pb Eutectic Assembly	Pb-Free Assembly
$ \begin{array}{c} \textbf{Preheat \& Soak} \\ \textbf{Temperature min (T}_{smin}) \\ \textbf{Temperature max (T}_{smax}) \\ \textbf{Time (T}_{smin to T}_{smax}) \ (t_s) \end{array} $	100 °C 150 °C 60-120 seconds	150 °C 200 °C 60-120 seconds
Average ramp-up rate (T _{smax} to T _P)	3 °C/second max.	3 °C/second max.
Liquidous temperature (TL) Time at liquidous (tL)	183 °C 60-150 seconds	217 °C 60-150 seconds
Peak package body Temperature (T _p)*	See Classification Temp in table 1	See Classification Temp in table 2
Time (t _P)** within 5°C of the specified classification temperature (T _c)	20** seconds	30** seconds
Average ramp-down rate (Tp to Tsmax)	6 °C/second max.	6 °C/second max.
Time 25°C to peak temperature	6 minutes max.	8 minutes max.
* Tolerance for peak profile Temperature	(T _p) is defined as a supplier minimum and a	user maximum.

Table 1. SnPb Eutectic Process – Classification Temperatures (Tc)

Package	Volume mm ³	Volume mm ³
Thickness	<350	€350
<2.5 mm	235 °C	220 °C
ε2.5 mm	220 °C	220 °C

Table 2. Pb-free Process – Classification Temperatures (Tc)

Package Thickness	Volume mm ³ <350	Volume mm ³ 350-2000	Volume mm ³ >2000
<1.6 mm	260 °C	260 °C	260 °C
1.6 mm – 2.5 mm	260 °C	250 °C	245 °C
ε2.5 mm	250 °C	245 °C	245 °C

Reliability Test Program

Test item	Method	Description
SOLDERABILITY	JESD-22, B102	5 Sec, 245°C
HOLT	JESD-22, A108	1000 Hrs, Bias @ T _j =125°C
PCT	JESD-22, A102	168 Hrs, 100%RH, 2atm, 121°C
тст	JESD-22, A104	500 Cycles, -65°C~150°C
НВМ	MIL-STD-883-3015.7	VHBM≧2KV
MM	JESD-22, A115	VMM≧200V
Latch-Up	JESD 78	10ms, 1 _{tr} ≥100mA

^{**} Tolerance for time at peak profile temperature (t_P) is defined as a supplier minimum and a user maximum.

JTMA7088

Customer Service