
2A 24V 340kHz Synchronous Buck Converter

Features

- Wide Input Voltage from 4.5V to 24V
- 2A Continuous Output Current
- Adjustable Output Voltage from 0.92V to 20V
- Intergrated N-MOSFET
- Fixed 340kHz Switching Frequency
- PFM/PWM mode Operation
- Stable with Low ESR Capacitors
- Power-On-Reset Detection
- Programmable Soft-Start
- Over-Temperature Protection
- Over-Voltage Protection
- Current-Limit Protection with Frequency Foldback
- Enable/Shutdown Function
- Small SOP-8P Package
- Lead Free and Green Devices Available
 (RoHS Compliant)

Simplified Application Circuit



General Description

JTMA7302B is a 2A synchronous buck converter with integrated power MOSFETs. The JTMA7302B design with a current-mode control scheme, can convert wide input voltage of 4.5V to 24V to the output voltage adjustable from 0.92V to 20V to provide excellent output voltage regulation.

The JTMA7302B is equipped with an automatic PFM/PWM mode operation. At light load, the IC operates in the PFM mode to reduce the switching losses. At heavy load, the IC works in PWM.


The JTMA7302B is also equipped with Power-on-reset, soft- start, and whole protections (over-temperature, and current-limit) into a single package.

This device, available SOP-8P, provides a very compact system solution external components and PCB area.

Applications

- LCD Monitor/TV
- Set-Top Box
- DSL, Switch HUB
- Notebook Computer

Pin Configuration



⁹ Exposed Pad The pin 4 must be connected to the pin 9 (Exposed Pad)

JIATAIMU reserves the right to make changes to improve reliability or manufacturability without notice, and advise customers to obtain the latest version of relevant information to verify before placing orders.

Ordering and Marking Information

-	_	-		
JTMA7302B		Assembly Material Handling Code Temperature Range Package Code	Package Code KA : SOP-8P Temperature Range I : -40 to 85 °C Handling Code TR : Tape & Reel Assembly Material G : Halogen and Lead Free Device	
JTMA7302B KA:	JTMA7302 B		XXXXX - Date Code	

Note: JIATAIMU lead-free products contain molding compounds/die attach materials and 100% matte tin plate termination finish; which are fully compliant with RoHS. JIATAIMU lead-free products meet or exceed the lead-free requirements of IPC/JEDEC J-STD-020D for MSL classification at lead-free peak reflow temperature. JIATAIMU defines "Green" to mean lead-free (RoHS compliant) and halogen free (Br or Cl does not exceed 900ppm by weight in homogeneous material and total of Br and Cl does not exceed 1500ppm by weight).

Absolute Maximum Ratings (Note 1)

Symbol	Parameter	Rating	Unit
Vin	VIN Supply Voltage (VIN to GND)	-0.3 ~ 30	V
VLX	LX to GND Voltage	-1 ~VIN+0.3	V
	EN, FB, COMP, SS to GND Voltage	-0.3 ~ 6	V
VBS	BS to GND Voltage	Vlx-0.3 ~ Vlx+6	V
PD	Power Dissipation	Internally Limited	W
TJ	Junction Temperature	150	°C
Тѕтс	Storage Temperature	-65 ~ 150	°C
TSDR	Maximum Lead Soldering Temperature, 10 Seconds	260	°C

Note1: Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability

Thermal Characteristics

Symbol	Parameter	Typical Value	Unit
AL	Junction-to-Ambient Resistance in Free Air (Note 2) SOP-8P	50	°C/W
JC	Junction-to-Case Resistance in Free Air SOP-8P	10	°C/W

Note 2: UA is measured with the component mounted on a high effective thermal conductivity test board in free air.

Recommended Operating Conditions (Note 3)

Symbol	Parameter	Range	Unit
Vin	VIN Supply Voltage	4.5 ~ 24	V
Vout	Converter Output Voltage	0.92 ~ 20	V
Іоит	Converter Output Current	0~2	А

Recommended Operating Conditions (Cont.) (Note 3)

Symbol	Parameter	Range	Unit
TA	Ambient Temperature	-40 ~ 85	°C
Тı	Junction Temperature	-40 ~ 125	°C

Note 3: Refer to the typical application circuit.

Electrical Characteristics

Unless otherwise specified, these specifications apply over V_IN=12V, V_OUT= 3.3V, V_EN=3V and T_A=25_{o}C.

Symbol	Parameter	Test Conditions	JTMA7302B		2B	Unit
Symbol	Farameter	Test conditions	Min.	Тур.	Max.	Unit
SUPPLY (CURRENT		•		•	
Ivin	VIN Supply Current	VFB=1V, VEN=3V, LX=NC	-	1.9	-	mA
VIN_SD	VIN Shutdown Supply Current	V _{EN} =0V	-	20	-	∞A
POWER-C	DN-RESET (POR)		•		•	
	VIN POR Voltage Threshold	VIN Rising	3.9	4.1	4.3	V
	VIN POR Hysteresis		-	0.5	-	V
REFEREN	ICE VOLTAGE					
VREF	Reference Voltage	Regulated on FB pin	0.9	0.92	0.94	V
OSCILLA	TOR AND DUTY CYCLE					
Fosc	Oscillator Frequency		310	340	370	kHz
	Foldback Frequency	VFB=0V	-	110	-	kHz
	Maximum Converter's Duty		-	90	-	%
	Minimum On Time	(Note 4)	-	220	-	ns
PFM MOD	E OPERATION		•		•	
PK_PFM	PFM Mode Current Limit		-	0.7	-	А
Ірк_тн	PWM to PFM Inductor Peak Threshold		0.4	-	1	А
	IOSFET					
	High/low Side MOSFET On Resistance	lout=2A	-	130	-	m&
	High/Low Side MOSFET Leakage Current	Ven=0V	-	-	10	∞A
CURRENT	-MODE PWM CONVERTER		•		•	
Gm	Error Amplifier Transconductance		-	800	-	∞A/V
	Error Amplifier Voltage Gain	COMP=NC (Note 4)	-	400	-	V/V
	Switch Current to COMP Voltage Transconductance		-	4.5	-	A/V
PROTECT	TIONS		•		•	
ILIM	High Side MOSFET Current-Limit	Peak Current	-	3.5	-	А
	Low Side MOSFET Current-Limit	From Drain to Source	-	1	-	А
Тотр	Over-Temperature Trip Point	(Note 4)	-	160	-	°C
	Over-Temperature Hysteresis	(Note 4)	-	50	-	°C
	Over-Voltage Protection	(Note 4)	-	120	-	%

Electrical Characteristics (Cont.)


Unless otherwise specified, these specifications apply over V_IN=12V, V_OUT= 3.3V, V_EN=3V and T_A=25_{o}C.


Symbol	Parameter	Test Conditions	JTMA7302B			Unit	
Cymbol	r di dificici		Min.	Тур.	Max.	onit	
SOFT-START, ENABLE AND INPUT CURRENTS							
lss	Soft-Start Current		-	6	-	∞A	
	EN Enable Threshold Voltage	VIN=4.5~24V	0.4	-	2	V	
	EN Under-Voltage Lockout (UVLO) Threshold	VEN rising	2.3	2.5	2.7	V	
	EN UVLO Hysteresis		-	200	-	mV	


Note 4: Guarantee by design.

Typical Operating Characteristics


Refer to the "Typical Application Circuit" The test conditions are V_{IN}=12V, V_{OUT}=3.3V, L1=10∞H, C2=22∞F, T_A= 25₀C unless otherwise specified.








Output Current vs. Efficiency




Operating Waveforms


Refer to the "Typical Application Circuit" The test conditions are V_{IN}=12V, V_{OUT}=3.3V, L1=10∞H, C2=22∞F, T_A= 25₀C unless otherwise specified.




CH1: Vou⊤, 200mV/Div, offset=3.3V CH2: IL1, 1A/Div, DC TIME: 50∝s/Div Load Transient Response



CH1: Vout, 200mV/Div, offset=3.3V CH2: IL1, 1A/Div, DC TIME: 50∞s/Div




Power Off




CH1: VIN, 5V/Div, DC CH2: Vout, 2V/Div, DC CH3: IL1, 2A/Div, DC TIME: 5ms/Div

Operating Waveforms (Cont.)


Refer to the "Typical Application Circuit" The test conditions are V_{IN}=12V, V_{OUT}=3.3V, L1=10∞H, C2=22∞F, T_A= 25₀C unless otherwise specified.




Short Circuit



TIME: 1s/Div




Switching Waveform



TIME: 1∝s/Div

Operating Waveforms (Cont.)

Refer to the "Typical Application Circuit" The test conditions are V_{IN}=12V, V_{OUT}=3.3V, L1=10∞H, C2=22∞F, T_A= 25₀C unless otherwise specified.




CH1: VIN, 5V/Div, DC CH2: Vout, 50mV/Div, offset=3.3V TIME: $50 \propto s$ /Div


Pin Description

PIN NO. NAME		FUNCTION				
		Tokonok				
1	BS	High-Side Gate Drive Boost Input. BS supplies the voltage to drive the high-side N-channel MOSFET. At least 10nF capacitor should be connected from LX to BS to supply the high side switch.				
2 VIN		Power Input. VIN supplies the power (4.5V to 24V) to the control circuitry, gate drivers and step-down converter switches. Connecting a ceramic bypass capacitor and a suitably large capacitor between VIN and				
3 LX		Power Switching Output. LX is the Drain of the N-Channel power MOSFET to supply power to the output LC				
4	GND	Ground. Connect the exposed pad on backside to Pin 4.				
5	FB	Output feedback Input. The JTMA7302B senses the feedback voltage via FB and regulates the voltage at 0.92V. Connecting FB with a resistor-divider from the converter's output sets the output voltage from 0.92V to 20V.				
6	COMP	Output of the error amplifier. Connect a series RC network from COMP to GND to compensate the regulation control loop. In some cases, an additional capacitor from COMP to GND is required.				
7	EN	Enable Input. EN is a digital input that turns the regulator on or off. Pull up with 100k& resistor for automatic				
8	SS	Soft-Start Control Input. SS controls the soft-start period. Connect a capacitor from SS to GND to set the soft-start period. A $0.1 \propto$ F capacitor sets the soft-start period to 15ms. To disable the soft-start feature, leave				
9	Exposed Pad	Connect the exposed pad to the system ground plan with large copper area for dissipating heat into the ambient air.				

Block Diagram



Typical Application Circuit



Recommended Feedback Compensation Value

Vin(V)	V ουτ (V)	L1(∝H)	C2(∝F)	R1(K&)	R2(K&)	R3(K&)	C5(nF)
24	5	10	22(Ceremic)	39	9.1	6.8	3.9
12	5	10	44 (Ceremic)	39	9.1	5	1.5
12	3.3	10	22 (Ceremic)	24	9.1	6.8	3.9
12	2.5	10	22 (Ceremic)	15	9.1	6.8	3.9

Function Description

Main Control Loop

The JTMA7302B is a constant frequency current mode switching regulator. During normal operation, the internal N-channel power MOSFET is turned on each cycle when the oscillator sets an internal RS latch and would be turned off when an internal current comparator (ICMP) resets the latch. The peak inductor current at which ICMP resets the RS latch is controlled by the voltage on the COMP pin, which is the output of the error amplifier (EAMP). An external resistive divider connected between VOUT and ground allows the EAMP to receive an output feedback voltage V_{FB} at FB pin. When the load current increases, it causes a slight decrease in V_{FB} relative to the 0.92V reference, which in turn causes the COMP voltage to increase until the average inductor current matches the new load current.

VIN Power-On-Reset (POR) and EN Under-voltage Lockout

The JTMA7302B keep monitoring the voltage on VIN pin to prevent wrong logic operations which may occur when VIN voltage is not high enough for the internal control circuitry to operate. The VIN POR has a rising threshold of 4.1V (typical) with 0.5V of hysteresis.

An external under-voltage lockout (UVLO) is sensed at the EN pin. The EN UVLO has a rising threshold of 2.5V with 0.2V of hysteresis. The EN pin should be connected a resistor divider from VIN to EN.

After the VIN and EN voltages exceed their respective voltage thresholds, the IC starts a start-up process and then ramps up the output voltage to the setting of output voltage.

Over-Temperature Protection (OTP)

The over-temperature circuit limits the junction temperature of the JTMA7302B. When the junction temperature exceeds $T_J = +160$ °C, a thermal sensor turns off the power MOSFET, allowing the devices to cool. The thermal sensor allows the converter to start a start-up process and regulate the output voltage again after the junction temperature cools by 50 °C. The OTP is designed with a 50 $_{\circ}$ C hysteresis to lower the average T_J during continuous thermal overload conditions, increasing lifetime of the IC.

Enable / Shutdown

Driving EN to ground places the JTMA7302B in shutdown. When in shutdown, the internal power MOSFET turns off, all internal circuitry shuts down.

Current-Limit Protection

The JTMA7302B monitors the output current, flowing through the N-Channel power MOSFET, and limits the IC from damages during overload, short-circuit and overvoltage conditions.

Frequency Foldback

The foldback frequency is controlled by the FB voltage. When the FB pin voltage is under 0.6V, the frequency of the oscillator will be reduced to 110kHz. This lower frequency allows the inductor current to safely discharge, thereby preventing current runaway. The oscillator's frequency will switch to its designed rate when the feedback voltage on FB rises above the rising frequency foldback threshold (0.6V, typical) again.

Over-Voltage Protection

The over-voltage function monitors the output voltage by FB pin. When the FB voltage increase over 120% of the reference voltage, the over-voltage protection comparator will force the low-side MOSFET gate driver high. This action actively pulls down the output voltage. As soon as the output voltage is within regulation, the OVP comparator is disengaged. The chip will restore its normal operation.

Application Information

Setting Output Voltage

The regulated output voltage is determined by:

VOUT= $0.92 \cdot (1 + \frac{R1}{30})$ (V)


To prevent stray pickup, please locate resistors R1 and R2 close to JTMA7302B.


Inductor Capacitor Selection

Use small ceramic capacitors for high frequency decoupling and bulk capacitors to supply the surge current needed each time the N-channel power MOSFET (Q1) turns on. Place the small ceramic capacitors physically close to the VIN and between the VIN and GND. The important parameters for the bulk input capacitor are the voltage rating and the RMS current rating. For reliable operation, select the bulk capacitor with voltage and current ratings above the maximum input voltage and largest RMS current required by the circuit. The capacitor voltage rating should be at least 1.25 times greater than the maximum input voltage and a voltage rating of 1.5 times is a conservative guideline. The RMS current (IRMS) of the bulk input capacitor is calculated as the following equation:

IRMS = IOUT $\mathbf{D} \cdot (\mathbf{1} \Box \mathbf{D}) \oplus (\mathbf{A})$

where D is the duty cycle of the power MOSFET. For a through hole design, several electrolytic capacitors may be needed. For surface mount designs, solid tantalum capacitors can be used, but caution must be exercised with regard to the capacitor surge current rating.







Output Capacitor Selection

An output capacitor is required to filter the output and supply the load transient current. The filtering requirements are the function of the switching frequency and the ripple current (DI). The output ripple is the sum of the voltages, having phase shift, across the ESR and the ideal output capacitor. The peak-to-peak voltage of the ESR is calcuated as the following equations:

$$D = \frac{V \text{ out}}{V \text{ in}}$$
(1)

$$\Box_{I} = \frac{V \operatorname{out} \cdot (1 \Box D)}{F \operatorname{osc} \cdot L} \qquad \dots \dots (2)$$

 $V ESR = \Box I \cdot ESR$ (3) The peak- to-peak voltage of the ideal output capacitor is calculated as the following equations:

$$\Box V_{\text{COUT}} = \frac{\Box I}{8 \cdot \text{Fosc} \cdot \text{Cout}} \qquad \dots \dots \dots (4)$$

For the applications using bulk capacitors, the $\Box V_{COUT}$ is much smaller than the V_{ESR} and can be ignored. Therefore, the AC peak-to-peak output voltage($\Box V_{OUT}$) is shown below:

$$\Box VOUT = \Box I \cdot ESR \oplus (V) \qquad \dots \dots \dots \dots \dots (5)$$

For the applications using bulk capacitors, the V_{ESR} is much smaller than the \Box V_{COUT} and can be ignored. Therefore, the AC peak-to-peak output voltage(\Box V_{OUT}) is to \Box V_{COUT}.

Copyright ♥ JIATAIMU Electronics Corp. Rev. A.2 - Jan., 2012

Application Information(Cont.)

Output Capacitor Selection (Cont.)

The load transient requirements are the function of the slew rate (di/dt) and the magnitude of the transient load urrent. These requirements are generally met with a mix of capacitors and careful layout. High frequency capacitors initially supply the transient and slow the current load rate seen by the bulk capacitors. The bulk filter capacitor values are generally determined by the ESR (Effective Series Resistance) and voltage rating requirements rather than actual capacitance requirements. High frequency decoupling capacitors should be placed as close to the power pins of the load as physically possible. Be careful not to add inductance in the circuit board wiring that could cancel the usefulness of these low inductance components. An aluminum electrolytic capacitor's ESR value is related to the case size with lower ESR available in larger case sizes. However, the Equivalent Series Inductance (ESL) of these capacitors increases with case size and can reduce the usefulness of the capacitor to high slew-rate transient loading.

Table1 Capacitor Selection Guide

Vender	Model	Capacitanc e	тс	Voltage Rating(V)	Si2e
muRata	GRM31CR61E106K	10	X5R	25	120
muRata	GRM31CR61C226K	22	X5R	16	120

Inductor Value Calculation

The operating frequency and inductor selection are interrelated in that higher operating frequencies permit the use of a smaller inductor for the same amount of inductor ripple current. However, this is at the expense of efficiency due to an increase in MOSFET gate charge losses. The equation (2) shows that the inductance value has a direct effect on ripple current.

Accepting larger values of ripple current allows the use of low inductances, but results in higher output voltage ripple and greater core losses. A reasonable starting point for setting ripple current is $\Box I \leq 0.4 \times I_{OUT}(max)$. Please be noticed that the maximum ripple current occurs at the maximum input voltage. The minimum inductance of the inuctor is calculated by using the following equation:

where $V_{IN} = V_{IN(MAX)}$

Table2 Inductor Selection Guide

Vender	Model	Inductance (∞H)	DCR (m&)	Current Rating(A)
CYNTEC	PCMB063T-100MS	10	62	4
Gausstek	PL94P051M-15U	15	50	3
Gausstek	PL94P051M-10U	10	38	3.8

Application Information (Cont.)

Thermal Consideration


The JTMA7302B maximum power dissipation depends on the thermal resistance and temperature difference between the die junction and ambient air. The power dissipation P_D across the device is:


$$P_D = (T_J - T_A) / \bigcup_{JA}$$

where (T_J-T_A) is the temperature difference between the junction and ambient air. \bigcup_{A} is the thermal resistance between Junction and ambient air.

For normal operation, do not exceed the maximum junction temperature rating of $T_J = 125 \,_{\circ}C$. The calculated

power dissipation should less than:






Layout Consideration

In high power switching regulator, a correct layout is important to ensure proper operation of the regulator. In general, interconnecting impedance should be minimized by using short, wide printed circuit traces. Signal and power grounds are to be kept separating and finally combined using the ground plane construction or single point grounding. Figure 3 illustrates the layout, with bold lines indicating high current paths. Components along the bold lines should be placed close together. Below is a checklist for your layout: 1. Begin the layout by placing the power components first. Orient the power circuitry to achieve a clean power flow path. If possible, make all the connections on one side of the PCB with wide, copper filled areas.

2. In Figure 3, the loops with same color bold lines conduct high slew rate current. These interconnecting impedances should be minimized by using wide and short printed circuit traces.

3. Keep the sensitive small signal nodes (FB, COMP) away from switching nodes (LX or others) on the PCB and it should be placed near the IC as close as possible. Therefore, place the feedback divider and the feedback compensation network close to the IC to avoid switching noise. Connect the ground of feedback divider directly to the GND pin of the IC using a dedicated ground trace.
4. Place the decoupling ceramic capacitor C1 near the VIN as close as possible. Use a wide power ground plane to connect the C1, C2, and Schottky diode to provide a low impedance path between the components for large and high slew rate current.





Sensitive node (FB, COMP) should be away from switching node(LX) and it should be placed near the IC with short trace





Figure 3. Recommended Layout Diagram

Package Information

SOP-8P



S	SOP-8P					
S Y MBOL	MILLIME	TERS	INCHES			
ÕL	MIN.	MAX.	MIN.	MAX.		
А		1.60		0.063		
A1	0.00	0.15	0.000	0.006		
A2	1.25		0.049			
b	0.31	0.51	0.012	0.020		
с	0.17	0.25	0.007	0.010		
D	4.80	5.00	0.189	0.197		
D1	2.50	3.50	0.098	0.138		
E	5.80	6.20	0.228	0.244		
E1	3.80	4.00	0.150	0.157		
E2	2.00	3.00	0.079	0.118		
е	1.27 E	BSC	0.050	BSC		
h	0.25	0.50	0.010	0.020		
L	0.40	1.27	0.016	0.050		
0	3 0	J8	3 0	3 8		

Note : 1. Followed from JEDEC MS-012 BA.


2. Dimension "D" does not include mold flash, protrusions or gate burrs.

Mold flash, protrusion or gate burrs shall not exceed 6 mil per side .

3. Dimension "E" does not include inter-lead flash or protrusions.

Inter-lead flash and protrusions shall not exceed 10 mil per side.

Carrier Tape & Reel Dimensions



Application	Α	н	T1	С	d	D	W	E1	F
	330.0±2.00	50 MIN.	12.4+2.00 -0.00	13.0+0.50 -0.20	1.5 MIN.	20.2 MIN.	12.0±0.30	1.75±0.10	5.5±0.05
SOP-8P	— – i					_			
	P0	P1	P2	D0	D1	Т	A0	B0	K0


(mm)

Devices Per Unit


Package Type	Unit	Quantity
SOP-8P	Tape & Reel	2500

Taping Direction Information

SOP-8P



Classification Profile



Copyright ♥ JIATAIMU Electronics Corp. Rev. A.2 - Jan., 2012

Classification Reflow Profiles

Profile Feature	Sn-Pb Eutectic Assembly	Pb-Free Assembly
Preheat & Soak Temperature min (T _{smin}) Temperature max (T _{smax}) Time (T _{smin} to T _{smax}) (t _s)	100 °C 150 °C 60-120 seconds	150 °C 200 °C 60-120 seconds
Average ramp-up rate (Tsmax to TP)	3 °C/second max.	3°C/second max.
Liquidous temperature (T∟) Time at liquidous (t∟)	183 °C 60-150 seconds	217 °C 60-150 seconds
Peak package body Temperature (T _P)*	See Classification Temp in table 1	See Classification Temp in table 2
Time (tP)** within 5°C of the specified classification temperature (Tc)	20** seconds	30** seconds
Average ramp-down rate (Tp to Tsmax)	6 °C/second max.	6 °C/second max.
Time 25°C to peak temperature	6 minutes max.	8 minutes max.
* Tolerance for peak profile Temperate	ure (Tp) is defined as a supplier minimu	m and a user maximum.

** Tolerance for time at peak profile temperature (t_p) is defined as a supplier minimum and a user maximum.

Table 1. SnPb Eutectic Process – Classification Temperatures (Tc)

Package Thickness	Volume mm ³ <350	Volume mm ³ ε350
<2.5 mm	235 °C	220 °C
ε2.5 mm	220 °C	220 °C

Table 2. Pb-free Process – Classification Temperatures (Tc)

Package Thickness	Volume mm ³ <350	Volume mm ³ 350-2000	Volume mm ³ >2000
<1.6 mm	260 °C	260 °C	260 °C
1.6 mm – 2.5 mm	260 °C	250 °C	245 °C
ε 2.5 mm	250 °C	245 °C	245 °C

Reliability Test Program

Test item	Method	Description
SOLDERABILITY	JESD-22, B102	5 Sec, 245°C
HOLT	JESD-22, A108	1000 Hrs, Bias @ Tj=125°C
PCT	JESD-22, A102	168 Hrs, 100%RH, 2atm, 121°C
ТСТ	JESD-22, A104	500 Cycles, -65°C~150°C
НВМ	MIL-STD-883-3015.7	VHBM≧2KV
ММ	JESD-22, A115	VMM≧200V
Latch-Up	JESD 78	10ms, 1tr≧100mA

Customer Service

Copyright ♥ JIATAIMU Electronics Corp. Rev. A.2 - Jan., 2012 19

www.jtmic.com