

JTM3420S

1.5MHz, 2A Synchronous Step-Down Converter

FEATURES

- High Efficiency: Up to 96%
- 1.5MHz Constant Frequency Operation
- 2A Output Current
- No Schottky Diode Required
- 2.3V to 6V Input Voltage Range
- Output Voltage as Low as 0.6V
- PFM Mode for High Efficiency in Light Load
- 100% Duty Cycle in Dropout Operation
- Low Quiescent Current: 40 μ A
- Short Circuit Protection
- Thermal Fault Protection
- Inrush Current Limit and Soft Start
- <1 μ A Shutdown Current
- SOP8 package

APPLICATIONS

- Cellular and Smart Phones
- Wireless and DSL Modems
- PDA's
- Portable Instruments
- Digital Still and Video Cameras
- PC Cards

GENERAL DESCRIPTION

The JTM3420S is a 1.5MHz constant frequency, current mode step-down converter. It is ideal for portable equipment requiring very high current up to 2A from single-cell Lithium-ion batteries while still achieving over 90% efficiency during peak load conditions. The JTM3420S also can run at 100% duty cycle for low dropout operation, extending battery life in portable systems while light load operation provides very low output ripple for noise sensitive applications. The JTM3420S can supply up to 2A output load current from a 2.3V to 6V input voltage and the output voltage can be regulated as low as 0.6V. The high switching frequency minimizes the size of external components while keeping switching losses low. The internal slope compensation setting allows the device to operate with smaller inductor values to optimize size and provide efficient operation. The device is available in a Pb-free, SOP8 package and is rated over the -40°C to +85°C temperature range. This device offers two operation modes, PWM control and PFM Mode switching control, which allows a high efficiency over the wider range of the load.

TYPICAL APPLICATION





Figure 1. Basic Application Circuit

PIN DESCRIPTION

PIN	NAME	FUNCTION
1,6,8	N/C	No Connect.
2	Vin	Power Supply Input. Must be closely decoupled to GND with a 22 μ F or greater ceramic capacitor.
3	LX	Power Switch Output. It is the switch node connection to Inductor. This pin connects to the drains of the internal P-ch and N-ch MOSFET switches.
4	GND	Ground pin.
5	FB	Output Voltage Feedback Pin. An internal resistive divider divides the output
7	EN	Chip Enable Pin. Drive EN above 1.5V to turn on the part. Drive EN below

PIN CONFIGURATION



ABSOLUTE MAXIMUM RATINGS (Note 1)

Input Supply Voltage -0.3V to 6.5V

EN,FB Voltages.....-0.3 to (Vin+0.3V)

LX Voltage-0.3V to (Vin+0.3V)

Operating Temperature Range ... -40°C to +85°C

Lead Temperature(Soldering,10s)+300°C

Storage Temperature Range-65°C to 150°C

THERMAL INFORMATION (Note 2)

Thermal Resistance.....45°C/W

Maximum Thermal Dissipation at Ta=25°C

ELECTRICAL CHARACTERISTICS (Note 3)

(VIN=VEN=3.6V, VOUT=1.8V, TA = 25°C, unless otherwise noted.)

Parameter	Conditions	MIN	TYP	MAX	unit
Input Voltage Range		2.3		6	V
UVLO Threshold		1.7	1.9	2.1	V
Input DC Supply Current	(Note 4) Vout = 90%, Iload=0mA		150	300	μA
PWM Mode	Vout = 105%, Iload=0mA		40	75	μA
PFM Mode	VEN = 0V, VIN=4.2V		0.1	1.0	μA
Regulated Feedback Voltage VFB	TA = 25°C	0.588	0.600	0.612	V
	TA = 0°C A	0.586	0.600	0.613	V
	TA = -40°C A	0.585	0.600	0.615	V
Reference Voltage Line Regulation	Vin=2.5V to 5.5V		0.1		%/V
Output Voltage Accuracy	VIN = 2.5V to 5.5V, Iout=10mA to 2000mA	-3		+3	%Vout
Output Voltage Load Regulation	Iout=10mA to 2000mA		0.2		%/A
Oscillation Frequency	Vout=100%		1.5		MHz
	Vout=0V		300		KHz
On Resistance of PMOS	LX=100mA		100	150	m
On Resistance of NMOS	LX=-100mA		90	150	m
Peak Current Limit	VIN= 3V, Vout=90%		4		A
EN Threshold		0.30	1.0	1.50	V
EN Leakage Current			±0.01	±1.0	μA
LX Leakage Current	VEN=0V, VIN=Vlx=5V		±0.01	±1.0	μA


Note 1: Absolute Maximum Ratings are those values beyond which the life of a device may be impaired.

Note 2: T_J is calculated from the ambient temperature T_A and power dissipation P_D according to the following formula: $T_J = T_A + (P_D) \times (45^\circ\text{C/W})$.


Note3: 100% production test at $+25^\circ\text{C}$. Specifications over the temperature range are guaranteed by design and characterization.

Note 4: Dynamic supply current is higher due to the gate charge being delivered at the switching frequency.


TYPICAL PERFORMANCE CHARACTERISTICS






$V_{in}=5V$, $V_{out}=1.8V$




$V_{in}=5V$, $V_{out}=3.3V$




$V_{in}=3.6V$, $V_{out}=1.8V$



PFM MODE



PWM MODE



Start-Up

FUNCTIONAL BLOCK DIAGRAM




Figure 3. JTM3420S Block Diagram

FUNCTIONAL DESCRIPTION

The JTM3420S is a high output current monolithic switch mode step-down DC-DC converter. The device operates at a fixed 1.5MHz switching frequency, and uses a slope compensated current mode architecture. This step-down DC-DC converter can supply up to 2A output current at $V_{IN} = 3.6V$ and has an input voltage range from 2.3V to 6V. It minimizes external component size and optimizes efficiency at the heavy load range. The slope compensation allows the device to remain stable over a wider range of inductor values so that smaller values (1 to achieve higher efficiency. Only a small bypass input capacitor is required at the output. The adjustable output voltage can be programmed with external feedback to any voltage, ranging from 0.6V to near the input voltage. It uses internal MOSFETs to achieve high efficiency and can generate very low output voltages by using an internal reference of 0.6V. At dropout operation, the converter duty cycle increases to 100% and the output voltage tracks the input voltage minus the low $R_{DS(ON)}$ drop of the P-channel high-side MOSFET and the inductor DCR. The internal error amplifier and compensation provides excellent transient response, load and line regulation. Internal soft start eliminates any output voltage overshoot when the enable or the input voltage is applied.

Setting the Output Voltage

Figure 1 shows the basic application circuit for the JTM3420S. The JTM3420S Can be externally programmed. Resistors R1 and R2 in Figure 1 program the output to regulate at a voltage higher than 0.6V. To limit the bias current required for the external feedback resistor string while maintaining good noise immunity, the minimum suggested value for R2 is 59k

reduce quiescent current, it will also increase the impedance of the feedback node, making it more sensitive to external noise and interference. Table 1 summarizes the resistor values for various output voltages with

The external resistor sets the output voltage according to the following equation:

$$V_{OUT} = 0.6 \left(1 + \frac{R_1}{R_2} \right)$$

$$R_1 = (V_{OUT} / 0.6 - 1) R_2$$

Table 1 shows the resistor selection for different output voltage settings.

V_{OUT} (V)	R2 = 59kΩ R1 (kΩ)	R2 = 316kΩ R1 (kΩ)
0.8	19.6	105
0.9	29.4	158
1.0	39.2	210
1.1	49.9	261
1.2	59.0	316
1.3	68.1	365
1.4	78.7	422
1.5	88.7	475
1.8	118	634
1.85	124	655
2.0	137	732
2.5	187	1000
3.3	267	1430

Table 1: Resistor selections for different output voltage settings (standard 1% resistors substituted for calculated values).

APPLICATIONS INFORMATION

Inductor Selection

For most designs, the JTM3420S operates with inductors of 1μH to 4.7μH. Low inductance values are physically smaller but require faster switching, which results in some efficiency loss. The inductor value can be derived from the following equation:

$$L = \frac{V_{OUT}}{V_{IN}} \frac{V_{IN}}{I_L} \frac{V_{OUT}}{f_{OSC}}$$

Where I_L is inductor Ripple Current. Large value inductors result in lower ripple current and small value inductors result in high ripple current. For optimum voltage-positioning load transients, choose an inductor with DC series resistance in the 50m to 150m

Manuf acture r	Part Numb er	Ind (uH)	DCR (Oh m)	Max DC Curren t(A)	Size L*W*H(mm3)
Sumid a	CDRH 5D16	2.2	28.7	3	5.8x5.8x1.8
		3.3	35.6	2.6	
		4.7	19	3.4	8.3x8.3x3.0
Sumid a	CDRH 5D16	2.2	23	3.3	5.2x5.2x3.0
		3.3	29	2.6	
		4.7	39	2.1	

Table2.Recommend Surface Mount Inductors

Input Capacitor Selection

The input capacitor reduces the surge current drawn from the input and switching noise from the device. The input capacitor impedance at the switching frequency should be less than input source impedance to prevent high frequency switching current passing to the input. A low ESR input capacitor sized for maximum RMS current must be used. Ceramic capacitors with X5R or X7R dielectrics are highly recommended because of their low ESR and small temperature coefficients. A 22μF ceramic capacitor for most applications is sufficient. A large value may be used for improved input voltage filtering.

Output Capacitor Selection

The output capacitor is required to keep the output voltage ripple small and to ensure regulation loop stability. The output capacitor must have low impedance at the switching frequency. Ceramic capacitors with X5R or X7R dielectrics are recommended due to their low ESR and high ripple current ratings. The output ripple V_{OUT} is determined by:

$$V_{OUT} = \frac{V_{OUT}}{V_{IN}} \frac{(V_{IN} - V_{OUT})}{f_{OSC} L} ESR + \frac{1}{8 f_{OSC} C3}$$


A 22μF ceramic can satisfy most applications.

PCB Layout Recommendations

When laying out the PC board, the following layout guideline should be followed to ensure proper operation of the JTM3420S:

1. The exposed pad (EP) must be reliably soldered to the GND plane. A PGND pad below EP is strongly recommended.
2. The power traces, including the GND trace, the LX trace and the IN trace should be kept short, direct and wide to allow large current flow. The L1 connection to the LX pins should be as short as possible. Use several VIA pads when routing between layers.
3. The input capacitor (C1) should connect as closely as possible to IN and GND to get good power filtering.
4. Keep the switching node, LX away from the sensitive FB/VOUT node.
5. The feedback trace or VOUT should be separated from any power trace and connect as closely as possible to the load point. Sensing along a high-current load trace will degrade DC load regulation. If external feedback resistors are used, they should be placed as closely as possible to the FB pin to minimize the length of the high impedance feedback trace.
6. The output capacitor C2 and L1 should be connected as closely as possible. The connection of L1 to the LX pin should be as short as possible and there should not be any signal lines under the inductor.
7. The resistance of the trace from the load return to PGND should be kept to a minimum. This will help to minimize any error in DC regulation due to differences in the potential of the internal signal ground and the power ground.

PACKAGE DESCRIPTION



NOTE:

- 1) CONTROL DIMENSION IS IN INCHES. DIMENSION IN BRACKET IS IN MILLIMETERS.
- 2) PACKAGE LENGTH DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS.
- 3) PACKAGE WIDTH DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSIONS.
- 4) LEAD COPLANARITY (BOTTOM OF LEADS AFTER FORMING) SHALL BE 0.004" INCHES MAX.
- 5) DRAWING CONFORMS TO JEDEC MS-012, VARIATION BA.
- 6) DRAWING IS NOT TO SCALE.