DDR Termination Regulator DDR I II Termination Regulator CXEP3476/CXEP3477 CXEP3478/CXEP347Bspecifications for termination of DDR-SDRAM. It contains a high-speed operational amplifier that provides ex

   产品概述 返回TOPu7t嘉泰姆

The CXEP3476/CXEP3477 CXEP3478/CXEP347B is a linear regulator designed to meet the JEDEC SSTL-2 and SSTL-3 (Series Stub Termination Logic) specifications for termination of DDR-SDRAM. It contains a high-speed operational amplifier that provides excellent response to the load transients. This device can deliver 1.5A continuous current and transient peaks up to 3A in the application as required for DDR-SDRAM termination. With an independent VSENSE pin, the CXEP3476/7 CXEP3478/B can provide superior load regulation. The CXEP3476/7 CXEP3478/B provides a VREF output as the reference for the applications of the chipset and DIMMs. The CXEP3476/7 CXEP3478/B can easily provide the accurate VTT and VREF voltages without external resistors that PCB areas can be reduced. The quiescent current is as low as 280μA @ 2.5V. So the power consumption can meet the low power consumption applications.

   产品特点 返回TOPu7t嘉泰姆

„ Operation Supply Voltage: 1.6V to 5.5V u7t嘉泰姆

„ Low Supply Current: 280μA @ 2.5V u7t嘉泰姆

„ Low Output Offset u7t嘉泰姆

„ Source and Sink Current u7t嘉泰姆

„ Low External Component Count u7t嘉泰姆

„ No Inductor Required u7t嘉泰姆

„ No external Resistors Required u7t嘉泰姆

„ Thermal Shutdown Protection u7t嘉泰姆

„ SOP-8 with Power-Pad packageu7t嘉泰姆

   应用范围 返回TOPu7t嘉泰姆

„ DDR-SDRAM Termination Voltage u7t嘉泰姆

„ DDR-I / DDR-II Termination Voltage u7t嘉泰姆

„ SSTL-2 u7t嘉泰姆

„ SSTL-3u7t嘉泰姆

   技术规格书（产品PDF) 返回TOP u7t嘉泰姆

     需要详细的PDF规格书请扫一扫微信联系我们，还可以获得免费样品以及技术支持！u7t嘉泰姆