CXSD6285 integrates Dual PWM buck controllers and an internal linear regulator for DDR memory and MCH power solution. The two synchronous PWM buck control-lers drive four N-channel MOSFETs for DD

发布时间：2020-04-06 09:43:38 浏览次数：702 作者：嘉泰姆来源：1

摘要：CXSD6285 integrates Dual PWM buck controllers and an internal linear regulator for DDR memory and MCH power solution. The two synchronous PWM buck control-lers drive four N-channel MOSFETs for DD

目录VJz嘉泰姆

1.产品概述 2.产品特点
3.应用范围 4.下载产品资料PDF文档
5.产品封装图 6.电路原理图
7.功能概述 8.相关产品VJz嘉泰姆

一,产品概述(General Description) VJz嘉泰姆

The CXSD6285 integrates Dual PWM buck controllers and an internal linear regulator for DDR memory and MCH power solution. The two synchronous PWM buck control-lers drive four N-channel MOSFETs for DDR memory sup-ply voltage (VDDQ) and MCH regulator. The internal regu-lator is designed to track at the half of the reference volt-age with sourcing and sinking current for DDR memory termination regulator (VTT).
The CXSD6285 uses the latched BUF_Cut signal and the POR of the BOOT to comply with ACPI power sequencing specifications. The two PWM regulators also provide POKsignals to indicate that the regulators are good. The de-vice also has the phase shift function between the two PWM controllers. The protection functions of the two PWM controllers include over-current protection, under-voltage protection, and external soft-start function. The VTT regu-lator provides 2A sinking and sourcing current-limit func-tion and also has thermal shutdown protection.
The TSSOP-24P package with a copper pad provides excellent thermal impedance is available.
二.产品特点(Features)VJz嘉泰姆

1.）Provide Synchronous Rectified Buck PWM Controllers for VDDQ and VMCH
2.）Integrated Power FETs with VTT Regulator
Source/Sink up to 2.0A
3.）Drive Low Cost N-Channel Power MOSFETs
4.）Internal 0.8V Reference Voltage for Adjustable
VDDQ and VMCH
5.）Thermal Shutdown
6.）VTT Tracks at Half the Reference Voltage
7.）Fixed Switching Frequency of 250kHz for VDDQ
and VMCH
8.）Over-Current Protection and Under-Voltage
Protection for VDDQ and VMCH
9.）Fully Complies with ACPI Power Sequencing
Specifications
10.）180 degrees Phase Shift between VDDQ and VMCH
11.）Power-OK Function for VDDQ and VMCH
12.）Fast Transient Response
Maximum Duty Cycle 90%
High-Bandwidth Error Amplifier
13.）Simple Single-Loop Control Design
Voltage Mode PWM Control
External Compensation
14.）External Soft-Start for VDDQ and VMCH
15.）Shutdown Function for VDDQ/VTT and VMCH
16.）Thermally Enhanced TSSOP-24P Package
17.）Lead Free and Green Devices Available (RoHS Compliant)
三,应用范围 (Applications)VJz嘉泰姆

DDR Memory and MCH Power Supply
四.下载产品资料PDF文档 VJz嘉泰姆

需要详细的PDF规格书请扫一扫微信联系我们，还可以获得免费样品以及技术支持！
VJz嘉泰姆

VJz嘉泰姆

五,产品封装图 (Package)VJz嘉泰姆

VJz嘉泰姆

六.电路原理图VJz嘉泰姆

VJz嘉泰姆

七,功能概述VJz嘉泰姆

Output Inductor Selection
The inductor value determines the inductor ripple current and affects the load transient response.
Higher inductor value reduces the inductor’s ripple current and induces lower output ripple voltage.
The ripple current and ripple voltage can be approximated by:where FS is the switching frequency
of the regulator.Although increases the inductor value to reduce the ripple current and voltage, there
is a tradeoff existing between the inductor’s ripple current and the regulator load tran-sient response time.
A smaller inductor will give the regulator a faster load transient response at the expense of higher ripple current.
The maximum ripple current occurs at the maximum in-put voltage. A good starting point is to choose
the ripple current to be approximately 30% of the maximum output current.Once the inductance value
has been chosen, select an inductor that is capable of carrying the required peak cur-rent without going
into saturation. In some types of inductors, especially core that is make of ferrite, the ripple current will
increase abruptly when it saturates. This will result in a larger output ripple voltage.
Output Capacitor Selection
Higher Capacitor value and lower ESR reduce the output ripple and the load transient drop. Therefore,
select high performance low ESR capacitors are intended for switch-ing regulator applications.
In some applications, mul-tiple capacitors have to be parallelled to achieve the de-sired ESR value.
A small decoupling capacitor in parallel for bypassing the noise is also recommended, and the
voltage rating of the output capacitors also must be considered. If tantalum capacitors are used,
make sure they are surge tested by the manufactures. If in doubt, consult the capacitors manufacturer.
Input Capacitor Selection
The input capacitor is chosen based on the voltage rat-ing and the RMS current rating. For reliable
operation,select the capacitor voltage rating to be at least 1.3 times higher than the maximum input voltage.
The maximum RMS current rating requirement is approximately IOUT/2,where IOUT is the load current.
During power-up, the input capacitors have to handle large amount of surge current.
If tantalum capacitors are used, make sure they are surge tested by the manufactures. If in doubt,
consult the ca- pacitors manufacturer. For high frequency decoupling, a ceramic capacitor 1μF can be
connected between the drain of upper MOSFET and the source of lower MOSFET.
MOSFET Selection
The selection of the N-channel power MOSFETs are de-termined by the RDS(ON), reverse transfer
capacitance(CRSS)and maximum output current requirement. The losses in the MOSFETs have two
components: conduction loss and transition loss. For the upper and lower MOSFET, the losses are
approximately given by the following equations:
MOSFET Selection (Cont.)
PUPPER = IOUT 2(1+ TC)(RDS(ON))D + (0.5)(IOUT)(VIN)(tSW)FS
PLOWER = IOUT 2(1+ TC)(RDS(ON))(1-D)
where IOUT is the load current
TC is the temperature dependency of RDS(ON)
FS is the switching frequency
tSW is the switching interval
D is the duty cycle
Note that both MOSFETs have conduction losses while the upper MOSFET includes an additional transition
loss.The switching internal, tSW, is the function of the reverse transfer capacitance CRSS. The (1+TC) term
is to factor in the temperature dependency of the RDS(ON) and can be extracted from the “RDS(ON) vs
Temperature” curve of the power MOSFET.
Layout Consideration
In high power switching regulator, a correct layout is im-portant to ensure proper operation of the regulator. In
general, interconnecting impedances should be mini-mized by using short and wide printed circuit traces. Sig-
nal and power grounds are to be kept separating and finally combined to use ground plane construction or
single point grounding. Figure 14 illustrates the layout,with bold lines indicating high current paths; these traces
must be short and wide. Components along the boldlines should be placed close together.
Below is a checklist for your layout:
·-The metal plate of the bottom of the packages (TSSOP-24P) must be soldered to the PCB and con-nect to
the GND plane on the backside through sev-eral thermal vias. More vias is better for heatsink.
·-Keep the switching nodes (UGATE, LGATE, and PHASE) away from sensitive small signal nodes
since these nodes are fast moving signals. Therefore,keep traces to these nodes as short as possible.
· Connet the FB and VTTFB to point of load and the REFSEN should be connected to the point of load of
the VDDQ output.
· The traces from the gate drivers to the MOSFETs (UG1,LG1, UG2, and LG2) should be short and wide.
Decoupling capacitor, compensation component, the resistor dividers, boot capacitors, and SS capacitors
should be close to their pins.
The input capacitor should be near the drain of the upper MOSFET; the output capacitor should be near
the loads.
The input capacitor GND should be close to the out-put capacitor GND and the lower MOSFET GND.
The drain of the MOSFETs (VIN and phase nodes)
should be a large plane for heat sinking.
VJz嘉泰姆

八,相关产品 更多同类产品...... VJz嘉泰姆

Switching Regulator > Buck ControllerVJz嘉泰姆
Part_No VJz嘉泰姆	Package VJz嘉泰姆	ArchiVJz嘉泰姆 tectuVJz嘉泰姆	PhaseVJz嘉泰姆	No.ofVJz嘉泰姆 PWMVJz嘉泰姆 OutputVJz嘉泰姆	Output VJz嘉泰姆 CurrentVJz嘉泰姆 (A) VJz嘉泰姆	InputVJz嘉泰姆 Voltage (V) VJz嘉泰姆		ReferenceVJz嘉泰姆 VoltageVJz嘉泰姆 (V) VJz嘉泰姆	Bias VJz嘉泰姆 VoltageVJz嘉泰姆 (V) VJz嘉泰姆	QuiescentVJz嘉泰姆 CurrentVJz嘉泰姆 (uA) VJz嘉泰姆
Part_No VJz嘉泰姆	Package VJz嘉泰姆	ArchiVJz嘉泰姆 tectuVJz嘉泰姆	PhaseVJz嘉泰姆	No.ofVJz嘉泰姆 PWMVJz嘉泰姆 OutputVJz嘉泰姆	Output VJz嘉泰姆 CurrentVJz嘉泰姆 (A) VJz嘉泰姆	minVJz嘉泰姆	maxVJz嘉泰姆	ReferenceVJz嘉泰姆 VoltageVJz嘉泰姆 (V) VJz嘉泰姆	Bias VJz嘉泰姆 VoltageVJz嘉泰姆 (V) VJz嘉泰姆	QuiescentVJz嘉泰姆 CurrentVJz嘉泰姆 (uA) VJz嘉泰姆
CXSD6273VJz嘉泰姆	SOP-14VJz嘉泰姆 QSOP-16VJz嘉泰姆 QFN4x4-16VJz嘉泰姆	VM VJz嘉泰姆	1 VJz嘉泰姆	1 VJz嘉泰姆	30VJz嘉泰姆	2.9 VJz嘉泰姆	13.2VJz嘉泰姆	0.9VJz嘉泰姆	12 VJz嘉泰姆	8000VJz嘉泰姆
CXSD6274VJz嘉泰姆	SOP-8VJz嘉泰姆	VM VJz嘉泰姆	1VJz嘉泰姆	1VJz嘉泰姆	20VJz嘉泰姆	2.9 VJz嘉泰姆	13.2 VJz嘉泰姆	0.8VJz嘉泰姆	12VJz嘉泰姆	5000VJz嘉泰姆
CXSD6274CVJz嘉泰姆	SOP-8VJz嘉泰姆	VMVJz嘉泰姆	1VJz嘉泰姆	1VJz嘉泰姆	20VJz嘉泰姆	2.9VJz嘉泰姆	13.2VJz嘉泰姆	0.8VJz嘉泰姆	12VJz嘉泰姆	5000VJz嘉泰姆
CXSD6275VJz嘉泰姆	QFN4x4-24VJz嘉泰姆	VMVJz嘉泰姆	2VJz嘉泰姆	1VJz嘉泰姆	60VJz嘉泰姆	3.1VJz嘉泰姆	13.2VJz嘉泰姆	0.6VJz嘉泰姆	12VJz嘉泰姆	5000VJz嘉泰姆
CXSD6276VJz嘉泰姆	SOP-8VJz嘉泰姆	VMVJz嘉泰姆	1VJz嘉泰姆	1VJz嘉泰姆	20VJz嘉泰姆	2.2VJz嘉泰姆	13.2VJz嘉泰姆	0.8VJz嘉泰姆	5~12VJz嘉泰姆	2100VJz嘉泰姆
CXSD6276AVJz嘉泰姆	SOP-8VJz嘉泰姆	VMVJz嘉泰姆	1VJz嘉泰姆	1VJz嘉泰姆	20VJz嘉泰姆	2.2VJz嘉泰姆	13.2VJz嘉泰姆	0.8VJz嘉泰姆	5~12VJz嘉泰姆	2100VJz嘉泰姆
CXSD6277/A/BVJz嘉泰姆	SOP8\|TSSOP8VJz嘉泰姆	VMVJz嘉泰姆	1VJz嘉泰姆	1VJz嘉泰姆	5VJz嘉泰姆	5VJz嘉泰姆	13.2VJz嘉泰姆	1.25\|0.8VJz嘉泰姆	5~12VJz嘉泰姆	3000VJz嘉泰姆
CXSD6278VJz嘉泰姆	SOP-8VJz嘉泰姆	VMVJz嘉泰姆	1VJz嘉泰姆	1VJz嘉泰姆	10VJz嘉泰姆	3.3VJz嘉泰姆	5.5VJz嘉泰姆	0.8VJz嘉泰姆	5VJz嘉泰姆	2100VJz嘉泰姆
CXSD6279BVJz嘉泰姆	SOP-14VJz嘉泰姆	VM VJz嘉泰姆	1VJz嘉泰姆	1VJz嘉泰姆	10VJz嘉泰姆	5VJz嘉泰姆	13.2VJz嘉泰姆	0.8VJz嘉泰姆	12VJz嘉泰姆	2000VJz嘉泰姆
CXSD6280VJz嘉泰姆	TSSOP-24VJz嘉泰姆 \|QFN5x5-32VJz嘉泰姆	VMVJz嘉泰姆	1VJz嘉泰姆	2VJz嘉泰姆	20VJz嘉泰姆	5VJz嘉泰姆	13.2VJz嘉泰姆	0.6VJz嘉泰姆	5~12VJz嘉泰姆	4000VJz嘉泰姆
CXSD6281NVJz嘉泰姆	SOP14VJz嘉泰姆 QSOP16VJz嘉泰姆 QFN-16VJz嘉泰姆	VMVJz嘉泰姆	1VJz嘉泰姆	1VJz嘉泰姆	30VJz嘉泰姆	2.9VJz嘉泰姆	13.2VJz嘉泰姆	0.9VJz嘉泰姆	12VJz嘉泰姆	4000VJz嘉泰姆
CXSD6282VJz嘉泰姆	SOP-14VJz嘉泰姆	VMVJz嘉泰姆	1VJz嘉泰姆	1VJz嘉泰姆	30VJz嘉泰姆	2.2VJz嘉泰姆	13.2VJz嘉泰姆	0.6VJz嘉泰姆	12VJz嘉泰姆	5000VJz嘉泰姆
CXSD6282AVJz嘉泰姆	SOP-14VJz嘉泰姆	VMVJz嘉泰姆	1VJz嘉泰姆	1VJz嘉泰姆	30VJz嘉泰姆	2.2VJz嘉泰姆	13.2VJz嘉泰姆	0.6VJz嘉泰姆	12VJz嘉泰姆	5000VJz嘉泰姆
CXSD6283VJz嘉泰姆	SOP-14VJz嘉泰姆	VMVJz嘉泰姆	1VJz嘉泰姆	1VJz嘉泰姆	25VJz嘉泰姆	2.2VJz嘉泰姆	13.2VJz嘉泰姆	0.8VJz嘉泰姆	12VJz嘉泰姆	5000VJz嘉泰姆
CXSD6284/AVJz嘉泰姆	LQFP7x7 48VJz嘉泰姆 TQFN7x7-48VJz嘉泰姆	VMVJz嘉泰姆	1VJz嘉泰姆	6VJz嘉泰姆	0.015VJz嘉泰姆	1.4VJz嘉泰姆	6.5VJz嘉泰姆	-VJz嘉泰姆	5VJz嘉泰姆	1800VJz嘉泰姆
CXSD6285VJz嘉泰姆	TSSOP-24PVJz嘉泰姆	VMVJz嘉泰姆	1VJz嘉泰姆	2VJz嘉泰姆	20VJz嘉泰姆	2.97VJz嘉泰姆	5.5VJz嘉泰姆	0.8VJz嘉泰姆	5~12VJz嘉泰姆	5000VJz嘉泰姆
CXSD6286VJz嘉泰姆	SOP-14VJz嘉泰姆	VMVJz嘉泰姆	1VJz嘉泰姆	1VJz嘉泰姆	10VJz嘉泰姆	5VJz嘉泰姆	13.2VJz嘉泰姆	0.8VJz嘉泰姆	12VJz嘉泰姆	3000VJz嘉泰姆
CXSD6287VJz嘉泰姆	SOP-8-P\|DIP-8VJz嘉泰姆	VMVJz嘉泰姆	1VJz嘉泰姆	1VJz嘉泰姆	30VJz嘉泰姆	2.9VJz嘉泰姆	13.2VJz嘉泰姆	1.2VJz嘉泰姆	12VJz嘉泰姆	3000VJz嘉泰姆
CXSD6288VJz嘉泰姆	SSOP28VJz嘉泰姆 QFN4x4-24VJz嘉泰姆	VMVJz嘉泰姆	1VJz嘉泰姆	2VJz嘉泰姆	20VJz嘉泰姆	5VJz嘉泰姆	24VJz嘉泰姆	0.9VJz嘉泰姆	5VJz嘉泰姆	1200VJz嘉泰姆
CXSD6289VJz嘉泰姆	SOP-20VJz嘉泰姆	VMVJz嘉泰姆	1VJz嘉泰姆	2VJz嘉泰姆	20VJz嘉泰姆	2.2VJz嘉泰姆	13.2VJz嘉泰姆	0.6VJz嘉泰姆	5~12VJz嘉泰姆	4000VJz嘉泰姆
CXSD6290VJz嘉泰姆	SOP8\|DFN3x3-10VJz嘉泰姆	VMVJz嘉泰姆	1VJz嘉泰姆	2VJz嘉泰姆	-VJz嘉泰姆	-VJz嘉泰姆	-VJz嘉泰姆	-VJz嘉泰姆	5~12VJz嘉泰姆	550VJz嘉泰姆
CXSD6291HCVJz嘉泰姆	DIP8\|SOP-8VJz嘉泰姆	VMVJz嘉泰姆	1VJz嘉泰姆	1VJz嘉泰姆	1VJz嘉泰姆	1.2VJz嘉泰姆	9VJz嘉泰姆	24VJz嘉泰姆	5VJz嘉泰姆	9 ~ 24VJz嘉泰姆
CXSD6292VJz嘉泰姆	SSOP16VJz嘉泰姆 QFN4x4-16VJz嘉泰姆 TQFN3x3-16VJz嘉泰姆	VMVJz嘉泰姆	1VJz嘉泰姆	1VJz嘉泰姆	25VJz嘉泰姆	3VJz嘉泰姆	25VJz嘉泰姆	0.6VJz嘉泰姆	5VJz嘉泰姆	1700VJz嘉泰姆
CXSD6293VJz嘉泰姆	TDFN3x3-10VJz嘉泰姆	COTVJz嘉泰姆	1VJz嘉泰姆	1VJz嘉泰姆	25VJz嘉泰姆	3VJz嘉泰姆	25VJz嘉泰姆	0.5VJz嘉泰姆	5VJz嘉泰姆	350VJz嘉泰姆
CXSD6294VJz嘉泰姆	QFN4x4-24VJz嘉泰姆	CMVJz嘉泰姆	2VJz嘉泰姆	1VJz嘉泰姆	40VJz嘉泰姆	4.5VJz嘉泰姆	13.2VJz嘉泰姆	0.6VJz嘉泰姆	5~12VJz嘉泰姆	4000VJz嘉泰姆
CXSD6295VJz嘉泰姆	SOP8PVJz嘉泰姆 TDFN3x3-10VJz嘉泰姆	VMVJz嘉泰姆	1VJz嘉泰姆	1VJz嘉泰姆	20VJz嘉泰姆	3VJz嘉泰姆	13.2VJz嘉泰姆	0.8VJz嘉泰姆	5~12VJz嘉泰姆	2500VJz嘉泰姆
CXSD6296A\|B\|C\|DVJz嘉泰姆	SOP8PVJz嘉泰姆	VMVJz嘉泰姆	1VJz嘉泰姆	1VJz嘉泰姆	25VJz嘉泰姆	3VJz嘉泰姆	13.2VJz嘉泰姆	0.6\|0.8VJz嘉泰姆	5~12VJz嘉泰姆	1200VJz嘉泰姆
CXSD6297VJz嘉泰姆	TDFN3x3-10VJz嘉泰姆	VMVJz嘉泰姆	1VJz嘉泰姆	1VJz嘉泰姆	25VJz嘉泰姆	4VJz嘉泰姆	13.2VJz嘉泰姆	0.8VJz嘉泰姆	5~12VJz嘉泰姆	2000VJz嘉泰姆
CXSD6298VJz嘉泰姆	TDFN3x3-10VJz嘉泰姆	COTVJz嘉泰姆	1VJz嘉泰姆	1VJz嘉泰姆	25VJz嘉泰姆	4.5VJz嘉泰姆	25VJz嘉泰姆	0.6VJz嘉泰姆	5~12VJz嘉泰姆	80VJz嘉泰姆
CXSD6299\|AVJz嘉泰姆	SOP-8PVJz嘉泰姆	VMVJz嘉泰姆	1VJz嘉泰姆	1VJz嘉泰姆	25VJz嘉泰姆	4.5VJz嘉泰姆	13.2VJz嘉泰姆	0.8VJz嘉泰姆	5~12VJz嘉泰姆	16000VJz嘉泰姆
CXSD62100VJz嘉泰姆	TQFN3x3-10VJz嘉泰姆	VMVJz嘉泰姆	1VJz嘉泰姆	1VJz嘉泰姆	25VJz嘉泰姆	4.5VJz嘉泰姆	13.2VJz嘉泰姆	0.6VJz嘉泰姆	5~12VJz嘉泰姆	2500VJz嘉泰姆
CXSD62101\|LVJz嘉泰姆	TDFN3x3-10VJz嘉泰姆	COTVJz嘉泰姆	1VJz嘉泰姆	1VJz嘉泰姆	30VJz嘉泰姆	3VJz嘉泰姆	25VJz嘉泰姆	0.8VJz嘉泰姆	5~12VJz嘉泰姆	2000VJz嘉泰姆
CXSD62102VJz嘉泰姆	TQFN3x3-16VJz嘉泰姆	COTVJz嘉泰姆	1VJz嘉泰姆	1VJz嘉泰姆	30VJz嘉泰姆	1.8VJz嘉泰姆	28VJz嘉泰姆	0.6VJz嘉泰姆	5VJz嘉泰姆	600VJz嘉泰姆
CXSD62102AVJz嘉泰姆	TQFN 3x3 16VJz嘉泰姆	COTVJz嘉泰姆	1VJz嘉泰姆	1VJz嘉泰姆	30VJz嘉泰姆	1.8VJz嘉泰姆	28VJz嘉泰姆	0.6VJz嘉泰姆	5VJz嘉泰姆	600VJz嘉泰姆
CXSD62103VJz嘉泰姆	QFN4x4-24VJz嘉泰姆	VMVJz嘉泰姆	2VJz嘉泰姆	1VJz嘉泰姆	50VJz嘉泰姆	4.5VJz嘉泰姆	13.2VJz嘉泰姆	0.6VJz嘉泰姆	5~12VJz嘉泰姆	5000VJz嘉泰姆
CXSD62104VJz嘉泰姆	TQFN4x4-24VJz嘉泰姆	COTVJz嘉泰姆	1VJz嘉泰姆	2VJz嘉泰姆	15VJz嘉泰姆	6VJz嘉泰姆	25VJz嘉泰姆	2VJz嘉泰姆	NVJz嘉泰姆	550VJz嘉泰姆
CXSD62105VJz嘉泰姆	TQFN4x4-24VJz嘉泰姆	COTVJz嘉泰姆	1VJz嘉泰姆	2VJz嘉泰姆	15VJz嘉泰姆	6VJz嘉泰姆	25VJz嘉泰姆	2VJz嘉泰姆	NVJz嘉泰姆	550VJz嘉泰姆
CXSD62106\|AVJz嘉泰姆	TQFN4x4-4VJz嘉泰姆 TQFN3x3-20VJz嘉泰姆	COTVJz嘉泰姆	1VJz嘉泰姆	2VJz嘉泰姆	20VJz嘉泰姆	3VJz嘉泰姆	28VJz嘉泰姆	0.75VJz嘉泰姆	5VJz嘉泰姆	800VJz嘉泰姆
CXSD62107VJz嘉泰姆	TQFN3x3-16VJz嘉泰姆	COTVJz嘉泰姆	1VJz嘉泰姆	1VJz嘉泰姆	20VJz嘉泰姆	1.8VJz嘉泰姆	28VJz嘉泰姆	0.75VJz嘉泰姆	5VJz嘉泰姆	400VJz嘉泰姆
CXSD62108VJz嘉泰姆	QFN3.5x3.5-14VJz嘉泰姆 TQFN3x3-16VJz嘉泰姆	COTVJz嘉泰姆	1VJz嘉泰姆	1VJz嘉泰姆	20VJz嘉泰姆	1.8VJz嘉泰姆	28VJz嘉泰姆	0.75VJz嘉泰姆	5VJz嘉泰姆	400VJz嘉泰姆
CXSD62109VJz嘉泰姆	TQFN3x3-16VJz嘉泰姆	COTVJz嘉泰姆	1VJz嘉泰姆	2VJz嘉泰姆	20VJz嘉泰姆	1.8VJz嘉泰姆	28VJz嘉泰姆	0.75VJz嘉泰姆	5VJz嘉泰姆	400VJz嘉泰姆
CXSD62110VJz嘉泰姆	QFN3x3-20VJz嘉泰姆 TQFN3x3-16VJz嘉泰姆	COTVJz嘉泰姆	1VJz嘉泰姆	2VJz嘉泰姆	20VJz嘉泰姆	3VJz嘉泰姆	28VJz嘉泰姆	1.8\|1.5\|0.5VJz嘉泰姆	5VJz嘉泰姆	740VJz嘉泰姆
CXSD62111VJz嘉泰姆	TQFN4x4-24VJz嘉泰姆 \|QFN3x3-20VJz嘉泰姆	CMVJz嘉泰姆	1VJz嘉泰姆	2VJz嘉泰姆	15VJz嘉泰姆	5VJz嘉泰姆	28VJz嘉泰姆	0.5VJz嘉泰姆	NVJz嘉泰姆	3000VJz嘉泰姆
CXSD62112VJz嘉泰姆	TDFN3x3-10VJz嘉泰姆	COTVJz嘉泰姆	1VJz嘉泰姆	1VJz嘉泰姆	20VJz嘉泰姆	1.8VJz嘉泰姆	28VJz嘉泰姆	0.5VJz嘉泰姆	5VJz嘉泰姆	250VJz嘉泰姆
CXSD62113\|CVJz嘉泰姆	TQFN3x3-20VJz嘉泰姆	COTVJz嘉泰姆	1VJz嘉泰姆	2VJz嘉泰姆	15VJz嘉泰姆	6VJz嘉泰姆	25VJz嘉泰姆	2VJz嘉泰姆	NVJz嘉泰姆	550VJz嘉泰姆
CXSD62113EVJz嘉泰姆	TQFN 3x3 20VJz嘉泰姆	COTVJz嘉泰姆	2VJz嘉泰姆	2VJz嘉泰姆	11VJz嘉泰姆	6VJz嘉泰姆	25VJz嘉泰姆	2VJz嘉泰姆	NVJz嘉泰姆	550VJz嘉泰姆
CXSD62114VJz嘉泰姆	TQFN3x3-20VJz嘉泰姆	COTVJz嘉泰姆	2VJz嘉泰姆	2VJz嘉泰姆	11VJz嘉泰姆	5.5VJz嘉泰姆	25VJz嘉泰姆	2VJz嘉泰姆	NVJz嘉泰姆	280VJz嘉泰姆
CXSD62115VJz嘉泰姆	QFN4x4-24VJz嘉泰姆	VMVJz嘉泰姆	2VJz嘉泰姆	1VJz嘉泰姆	60VJz嘉泰姆	3.1VJz嘉泰姆	13.2VJz嘉泰姆	0.85VJz嘉泰姆	12VJz嘉泰姆	5000VJz嘉泰姆
CXSD62116A\|B\|CVJz嘉泰姆	SOP-8PVJz嘉泰姆	VMVJz嘉泰姆	1VJz嘉泰姆	1VJz嘉泰姆	20VJz嘉泰姆	2.9VJz嘉泰姆	13.2VJz嘉泰姆	0.8VJz嘉泰姆	12VJz嘉泰姆	16000VJz嘉泰姆
CXSD62117VJz嘉泰姆	SOP-20VJz嘉泰姆	VMVJz嘉泰姆	2VJz嘉泰姆	2VJz嘉泰姆	30VJz嘉泰姆	10VJz嘉泰姆	13.2VJz嘉泰姆	1VJz嘉泰姆	12VJz嘉泰姆	5000VJz嘉泰姆
CXSD62118VJz嘉泰姆	TDFN3x3-10VJz嘉泰姆	COTVJz嘉泰姆	1VJz嘉泰姆	1VJz嘉泰姆	25VJz嘉泰姆	1.8VJz嘉泰姆	28VJz嘉泰姆	0.7VJz嘉泰姆	5VJz嘉泰姆	250VJz嘉泰姆
CXSD62119VJz嘉泰姆	TQFN3x3-20VJz嘉泰姆	COTVJz嘉泰姆	2VJz嘉泰姆	1VJz嘉泰姆	40VJz嘉泰姆	1.8VJz嘉泰姆	25VJz嘉泰姆	REFIN SettingVJz嘉泰姆	5VJz嘉泰姆	700VJz嘉泰姆
CXSD62120VJz嘉泰姆	QFN 3x3 20VJz嘉泰姆 TQFN 3x3 16VJz嘉泰姆	COTVJz嘉泰姆	1VJz嘉泰姆	2VJz嘉泰姆	20VJz嘉泰姆	3VJz嘉泰姆	28VJz嘉泰姆	1.8\|1.5 1.35\|1.2 0.5VJz嘉泰姆	5VJz嘉泰姆	800VJz嘉泰姆
CXSD62121AVJz嘉泰姆	TQFN3x3 20VJz嘉泰姆	COTVJz嘉泰姆	1VJz嘉泰姆	2VJz嘉泰姆	15VJz嘉泰姆	3VJz嘉泰姆	28VJz嘉泰姆	0.75VJz嘉泰姆	5VJz嘉泰姆	220VJz嘉泰姆
CXSD62121BVJz嘉泰姆	TQFN3x3 20VJz嘉泰姆	COTVJz嘉泰姆	1VJz嘉泰姆	2VJz嘉泰姆	15VJz嘉泰姆	3VJz嘉泰姆	28VJz嘉泰姆	0.75VJz嘉泰姆	5VJz嘉泰姆	220VJz嘉泰姆
CXSD62121VJz嘉泰姆	TQFN3x3-20VJz嘉泰姆	COTVJz嘉泰姆	1VJz嘉泰姆	2VJz嘉泰姆	20VJz嘉泰姆	3VJz嘉泰姆	28VJz嘉泰姆	0.75VJz嘉泰姆	5VJz嘉泰姆	180VJz嘉泰姆

VJz嘉泰姆

文章标签

暂无标签

上一篇： CXSD62108 is a single-phase, constant-on-time,synchronous PWM controller, which drives N-channel MOSFETs. CXSD62108 steps down high voltage to generate low-voltage chipset or RAM suppl

下一篇： The CXSD6284/A is a 6-channel, frequency-settable, volt-age-mode, DC/DC control IC providing a complete power supply solution for high-performance portable digital cameras.

相关推荐

暂无相关推荐

发表评论

共有条评论

用户名: 密码:

验证码: 匿名发表

最新信息

热门信息

推荐信息

头条信息

CXSD6285 integrates Dual PWM buck controllers and an internal linear regulator for DDR memory and MCH power solution. The two synchronous PWM buck control-lers drive four N-channel MOSFETs for DD

文章标签

发表评论

关注我们